This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revisionLast revisionBoth sides next revision | ||
resources:fpga:xilinx:pmod:ad7991 [12 Apr 2013 15:30] – [Downloads] Lucian Sin | resources:fpga:xilinx:pmod:ad7991 [30 Sep 2013 15:16] – text Alexandru.Tofan | ||
---|---|---|---|
Line 7: | Line 7: | ||
**HW Platform(s): | **HW Platform(s): | ||
- | * [[http:// | + | * [[http:// |
- | * [[http:// | + | * [[http:// |
- | * [[http:// | + | * [[http:// |
- | **System:** Microblaze, AXI, UART \\ | + | |
===== Quick Start Guide ===== | ===== Quick Start Guide ===== | ||
Line 18: | Line 17: | ||
==== Required Hardware ==== | ==== Required Hardware ==== | ||
* [[http:// | * [[http:// | ||
- | * [[http:// | + | * [[http:// |
+ | * [[http:// | ||
* [[http:// | * [[http:// | ||
==== Required Software ==== | ==== Required Software ==== | ||
* Xilinx ISE 14.4 (Programmer (IMPACT) is sufficient for the demo and is available on Webpack). | * Xilinx ISE 14.4 (Programmer (IMPACT) is sufficient for the demo and is available on Webpack). | ||
- | * A UART terminal (Tera Term/ | + | * A UART terminal (Tera Term/ |
==== Running Demo (SDK) Program ==== | ==== Running Demo (SDK) Program ==== | ||
- | <WRAP round 80% tip>If you are not familiar with LX9 and/or Xilix tools, please visit\\ [[http:// | + | < |
- | If you are not familiar with Nexys™3 and/or Xilix tools, please visit\\ [[http:// | + | If you are not familiar with Nexys™3 and/or Xilix tools, please visit\\ [[http:// |
- | </ | + | If you are not familiar with ZedBoard and/or Xilix tools, please visit\\ [[http:// |
- | + | ||
- | Extract the project from the archive file (AD7991_< | + | |
==== Avnet LX9 MicroBoard Setup ==== | ==== Avnet LX9 MicroBoard Setup ==== | ||
+ | |||
+ | Extract the project from the archive file (AD7991_< | ||
+ | |||
To begin, connect the PmodAD2 to J5 connector of LX9 board, pins 3 to 6 (see image below). You can use an extension cable for ease of use. Connect the USB cable from the PC to the USB-UART female connector of the board for the UART terminal. The board will be programmed through its USB male connector. | To begin, connect the PmodAD2 to J5 connector of LX9 board, pins 3 to 6 (see image below). You can use an extension cable for ease of use. Connect the USB cable from the PC to the USB-UART female connector of the board for the UART terminal. The board will be programmed through its USB male connector. | ||
Line 40: | Line 40: | ||
==== Digilent Nexys™3 Spartan-6 FPGA Board ==== | ==== Digilent Nexys™3 Spartan-6 FPGA Board ==== | ||
+ | |||
+ | Extract the project from the archive file (AD7991_< | ||
+ | |||
To begin, connect the PmodAD2 to JA connector of Nexys™3 board, pins JA3 to JA6 (see image below). You can use an extension cable for ease of use. Connect the USB cables from the PC to the board, one for programming (Digilent USB device) and one for the UART terminal (FT232R USB UART). | To begin, connect the PmodAD2 to JA connector of Nexys™3 board, pins JA3 to JA6 (see image below). You can use an extension cable for ease of use. Connect the USB cables from the PC to the board, one for programming (Digilent USB device) and one for the UART terminal (FT232R USB UART). | ||
{{: | {{: | ||
- | <WRAP round 80% important> | ||
- | \\ | ||
- | If you do not use an extension cable, please connect the PmodAD2 as shown in the picture below. If you connect it using all 8 pins (inserting it completely in the Pmod connector J5 on the LX-9 Board, IIC won't work, because the second row of pins are grounded.</ | ||
- | ==== FPGA Configuration ==== | + | ==== Avnet ZedBoard ==== |
+ | |||
+ | To begin, connect the PmodAD2 to JC1 connector of ZedBoard (see image below). You must use an extension cable. Connect the USB cables from the PC to the board, one for programming (Digilent USB device) and one for the UART terminal (FT232R USB UART). | ||
+ | |||
+ | {{: | ||
+ | |||
+ | ==== FPGA Configuration | ||
Start IMPACT, and double click " | Start IMPACT, and double click " | ||
Line 54: | Line 60: | ||
{{: | {{: | ||
- | If programming was successful, you should be seeing messages appear on the terminal window as shown in the figure below. After programming the AD7991 device, the program will automatically read the values of the analog voltage inputs, and print them via UART. Pressing any key will initialize another conversion on the next channel. | + | ==== FPGA Configuration for ZedBoard ==== |
- | {{: | + | Run the **download.bat** script from the " |
+ | The script will automatically configure the ZYNQ SoC and download the *.elf file afterwards. | ||
+ | <WRAP center round tip 80%> | ||
+ | If the download script fails to run, modify the Xilinx Tools path in **download.bat** to match your Xilinx Installation path. | ||
+ | </ | ||
+ | If programming was successful, you should be seeing messages appear on the terminal window as shown in the figure below. After programming the AD7991 device, the program will automatically perform 20 conversions and print the values of the analog voltage inputs via UART. | ||
+ | |||
+ | {{: | ||
===== Using the reference design ===== | ===== Using the reference design ===== | ||
Line 70: | Line 83: | ||
<WRAP round 80% important> | <WRAP round 80% important> | ||
* Connecting the PmodAD2 to the desired Board using an extension cable provides ease of use. | * Connecting the PmodAD2 to the desired Board using an extension cable provides ease of use. | ||
- | * UART must be set to 115200 Baud Rate for the Avnet LX-9 Microboard or 9600 Baud Rate for the Digilent Nexys™3 Board. | + | * UART must be set to 115200 Baud Rate for the Avnet LX-9 Microboard |
* The reference voltage for the AD7991 is 2V (set using jumper J1 on the PmodAD2). If you want to use another reference voltage, you will need to modify the VREF definition at the beggining of " | * The reference voltage for the AD7991 is 2V (set using jumper J1 on the PmodAD2). If you want to use another reference voltage, you will need to modify the VREF definition at the beggining of " | ||
* If you desire to read fewer Channels, select internal reference, enable or disable IIC filtering, you will need to modify the parameters sent by the " | * If you desire to read fewer Channels, select internal reference, enable or disable IIC filtering, you will need to modify the parameters sent by the " | ||
</ | </ | ||
+ | <WRAP round important 80%> | ||
+ | When using the ZedBoard reference design in order to develop your own software, please make sure that the following options are set in " | ||
+ | |||
+ | <code c> | ||
+ | // Select between PS7 or AXI Interface | ||
+ | #define USE_PS7 1 | ||
+ | // SPI used in the design | ||
+ | #define USE_SPI 0 | ||
+ | // I2C used in the design | ||
+ | #define USE_I2C 1 | ||
+ | // Timer (+interrupts) used in the design | ||
+ | #define USE_TIMER 0 | ||
+ | // External interrupts used in the design | ||
+ | #define USE_EXTERNAL | ||
+ | // GPIO used in the design | ||
+ | #define USE_GPIO | ||
+ | </ | ||
+ | |||
+ | </ | ||
===== Downloads ===== | ===== Downloads ===== | ||
<WRAP round download 80%> | <WRAP round download 80%> | ||
\\ | \\ | ||
- | {{: | + | **Avnet LX-9 MicroBoard: **\\ |
- | {{: | + | * {{: |
- | </ | + | |
+ | **Digilent Nexys™3: | ||
+ | * {{: | ||
+ | |||
+ | **Avnet ZedBoard: | ||
+ | * [[https:// | ||
+ | * [[https:// | ||
+ | * [[https:// | ||
+ | * [[https:// | ||
+ | | ||
+ | </ | ||
===== More information ===== | ===== More information ===== | ||
* [[ez> | * [[ez> | ||
* Example questions: {{rss> | * Example questions: {{rss> |