Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
resources:fpga:xilinx:pmod:ad7193 [09 Feb 2012 14:40]
Alexandru Tofan added new archive
resources:fpga:xilinx:pmod:ad7193 [09 Jan 2021 00:49] (current)
Robin Getz user interwiki links
Line 1: Line 1:
- +====== AD7193 Pmod Xilinx ​FPGA Reference Design ======
- +
-====== AD7193 ​Xilinx ​Pmod FPGA Reference Design ======+
    
 ===== Introduction ===== ===== Introduction =====
Line 8: Line 6:
 The device can be configured to have four differential inputs or eight pseudo differential inputs. The on-chip channel sequencer allows several channels to be enabled simultaneously,​ and the AD7193 sequentially converts on each enabled channel, simplifying communication with the part. The on-chip 4.92 MHz clock can be used as the clock source to the ADC or, alternatively,​ an external clock or crystal can be used. The output data rate from the part can be varied from 4.7 Hz to 4.8 kHz. The device can be configured to have four differential inputs or eight pseudo differential inputs. The on-chip channel sequencer allows several channels to be enabled simultaneously,​ and the AD7193 sequentially converts on each enabled channel, simplifying communication with the part. The on-chip 4.92 MHz clock can be used as the clock source to the ADC or, alternatively,​ an external clock or crystal can be used. The output data rate from the part can be varied from 4.7 Hz to 4.8 kHz.
  
-**HW Platform(s):​** [[http://www.xilinx.com/products/​boards-and-kits/​AES-S6MB-LX9.htm|Spartan-6 LX9 Microboard (Avnet)]] [[http://​www.digilentinc.com/​Products/​Detail.cfm?​Prod=PMOD-AD5|Pmod-AD5 (Digilent)]] ​\\ +**HW Platform(s):​**  
-**System:** Microblaze, AXI, UART \\+   * [[xilinx>products/​boards-and-kits/​AES-S6MB-LX9.htm|Spartan-6 LX9 Microboard (Avnet)]] ​ 
 +   ​* ​[[http://​www.digilentinc.com/​Products/​Detail.cfm?​NavPath=2,​400,​897&​Prod=NEXYS3|Nexys™3 Spartan-6 FPGA Board (Digilent)]] 
 +   ​[[http://​www.em.avnet.com/​en-us/​design/​drc/​Pages/​Zedboard.aspx|Avnet ZedBoard]] ​\\
  
 ===== Quick Start Guide ===== ===== Quick Start Guide =====
Line 16: Line 16:
  
 ==== Required Hardware ==== ==== Required Hardware ====
-  * LX9 microboard ​ +  * [[xilinx>​products/​boards-and-kits/​AES-S6MB-LX9.htm|Spartan-6 LX9 Microboard (Avnet)]] 
-  * Pmod-AD5 +  * [[http://​www.digilentinc.com/​Products/​Detail.cfm?​NavPath=2,​400,​897&​Prod=NEXYS3|Nexys™3 Spartan-6 FPGA Board (Digilent)]]  ​ 
 +  * [[http://​www.em.avnet.com/​en-us/​design/​drc/​Pages/​Zedboard.aspx|Avnet ZedBoard]]  
 +  * [[http://​www.digilentinc.com/​Products/​Detail.cfm?​Prod=PMOD-AD5|PmodAD5 (Digilent)]]
  
 ==== Required Software ==== ==== Required Software ====
-  * Xilinx ISE 13.(Programmer (IMPACT) is sufficient for the demo and is available on Webpack). +  * Xilinx ISE 14.(Programmer (IMPACT) is sufficient for the demo and is available on Webpack). 
-  * A UART terminal (Tera Term/​Hyperterminal),​ Baud rate 57600. +  * A UART terminal (Tera Term/​Hyperterminal),​ Baud rate 115200 for the Avnet LX-9 Microboard and ZedBoard or 9600 for the Digilent Nexys™3 Board.
  
 ==== Running Demo (SDK) Program ==== ==== Running Demo (SDK) Program ====
  
-<note tip>If you are not familiar with LX9 and/or Xilix tools, please visit\\ [[http://www.xilinx.com/products/​boards-and-kits/​AES-S6MB-LX9.htm]] for details. +<WRAP center round tip 80%>If you are not familiar with LX9 and/or Xilix tools, please visit\\ [[xilinx>products/​boards-and-kits/​AES-S6MB-LX9.htm]] for details.\\ 
-</note> +If you are not familiar with Nexys™3 and/or Xilix tools, please visit\\ [[http://​www.digilentinc.com/​Products/​Detail.cfm?​NavPath=2,​400,​897&​Prod=NEXYS3]] for details.\\ 
-Extract the project from the archive file (AD7193.zip) to the location ​you desire+If you are not familiar with ZedBoard and/or Xilix tools, please visit\\ [[http://​www.em.avnet.com/​en-us/​design/​drc/​Pages/​Zedboard.aspx]] for details.</​WRAP>​
  
-To begin, connect the Pmod-AD5 to J5 connector of LX9 board, pins 1 to 6 (see image below). You can use an extension cable for ease of use. Connect the USB cables from the PC to the board.+==== Avnet LX9 MicroBoard Setup ====
  
-{{:​resources:​fpga:​xilinx:​pmod:​pmodad5.jpg?​200|Pmod-AD5 and LX-9}}+Extract the project from the archive file (AD7193_<​board_name>​.zip) to the location you desire
  
-Start IMPACT, and double click "​Boundary Scan". Right click and select Initialize Chain. The program should recognize the Spartan 6 device (see screenshot below). Start a UART terminal (set to 57600 baud rate) and then program the device using the bit file provided in the project *.zip archive, located in the "​sw"​ folder (../​ad7193/​sw/​AD7193.bit).+To begin, connect the PmodAD5 to J5 connector of LX9 board, pins 1 to 6 (see image below). You can use an extension cable for ease of use. Connect the USB cable from the PC to the USB-UART female connector of the board for the UART terminal. The board will be programmed through its USB male connector. 
 + 
 +{{:​resources:​fpga:​xilinx:​pmod:​pmodad5.jpg?​200|PmodAD5 and LX-9}} 
 + 
 +==== Digilent Nexys™3 Spartan-6 FPGA Board ==== 
 + 
 +Extract the project from the archive file (AD7193_<​board_name>​.zip) to the location you desire.  
 + 
 +To begin, connect the PmodAD5 to JA connector of Nexys™3 board, pins JA1 to JA6 (see image below). You can use an extension cable for ease of use. Connect the USB cables from the PC to the board, one for programming (Digilent USB device) and one for the UART terminal (FT232R USB UART). 
 + 
 +{{:​resources:​fpga:​xilinx:​pmod:​pmodad5_nexys3.jpg?​200|PmodAD5 and Nexys™3}} 
 + 
 +==== Avnet ZedBoard ==== 
 + 
 +To begin, connect the PmodAD5 to JA connector of ZedBoard (see image below). You can use an extension cable for ease of use. Connect the USB cables from the PC to the board, one for programming (Digilent USB device) and one for the UART terminal (FT232R USB UART). 
 + 
 +{{:​resources:​fpga:​xilinx:​pmod:​pmodad5_zed.jpg?​200|PmodAD5 and ZedBoard}} 
 + 
 +==== FPGA Configuration for Nexys3 and LX-9 MicroBoard ==== 
 + 
 +Start IMPACT, and double click "​Boundary Scan". Right click and select Initialize Chain. The program should recognize the Spartan 6 device (see screenshot below). Start a UART terminal (set to appropiate ​baud rate) and then program the device using the bit file provided in the project *.zip archive, located in the "​sw"​ folder (../​ad7193/​sw/​AD7193.bit).
  
 {{:​resources:​fpga:​xilinx:​pmod:​PmodAD5impact.jpg?​200|Programming FPGA in IMPACT}} {{:​resources:​fpga:​xilinx:​pmod:​PmodAD5impact.jpg?​200|Programming FPGA in IMPACT}}
  
-If programming was successful, you should be seeing messages appear on the terminal window as shown in the figures below. After programming the AD7193, the program will display the values of all internal registers. After that, it will go through 3 Demo Modes: Read Voltage Values referenced to AINCOM, Read Differential Voltage Values and Read Die Temperature Value.+==== FPGA Configuration for ZedBoard ====
  
-{{:​resources:​fpga:​xilinx:​pmod:​pmodad5demo1.jpg?​200|UART messeges}} +Run the **download.bat** script from the "../bin" folder downloaded from the github (see the links in the download section of the wiki page). ​ 
-{{:​resources:​fpga:​xilinx:​pmod:​pmodad5demo2.jpg?​200|UART messeges}} +The script will automatically configure the ZYNQ SoC and download the *.elf file afterwards.
-{{:​resources:​fpga:​xilinx:​pmod:​pmodad5demo3.jpg?​200|UART messeges}} +
-{{:​resources:​fpga:​xilinx:​pmod:​pmodad5demo4.jpg?​200|UART messeges}}+
  
 +<WRAP center round tip 80%>
 +If the download script fails to run, modify the Xilinx Tools path in **download.bat** to match your Xilinx Installation path.
 +</​WRAP>​
 +
 +If programming was successful, you should be seeing messages appear on the terminal window as shown in the figures below. After programming the AD7193, the program will display the values of all internal registers. After that, it will go through 5 Demo Modes. ​
 +
 +{{:​resources:​fpga:​xilinx:​pmod:​pmodad5_menu1.jpg?​600|Display internal registers values}}\\
 +
 +**Read Voltage Values referenced to AINCOM, UNIPOLAR Mode.**
 +
 +{{:​resources:​fpga:​xilinx:​pmod:​pmodad5_menu2.jpg?​600|Demo mode 1}}\\
 +
 +**Read Voltage Values referenced to AINCOM, BIPOLAR Mode.**
 +
 +{{:​resources:​fpga:​xilinx:​pmod:​pmodad5_menu3.jpg?​600|Demo mode 2}}\\
 +
 +**Read Differential Voltage Values, UNIPOLAR Mode.**
 +
 +{{:​resources:​fpga:​xilinx:​pmod:​pmodad5_menu4.jpg?​600|Demo mode 3}}\\
 +
 +**Read Differential Voltage Values, BIPOLAR Mode.**
 +
 +{{:​resources:​fpga:​xilinx:​pmod:​pmodad5_menu5.jpg?​600|Demo mode 4}}\\
 +
 +**Read Die Temperature Value.**
 +
 +{{:​resources:​fpga:​xilinx:​pmod:​pmodad5_menu6.jpg?​600|Demo mode 5}}\\
  
 ===== Using the reference design ===== ===== Using the reference design =====
Line 51: Line 96:
 ==== Functional Description ==== ==== Functional Description ====
  
-The reference design is a custom ​SPI Interface, containing CS, SCLK, MISO, MOSI, but also a GPIO to read the RDY status on the MISO line. The information is displayed on UART.+The reference design is a simple ​SPI Interface, containing CS, SCLK, MISO, MOSI, but also a GPIO to read the RDY status on the MISO line. The information is displayed on UART.
  
 The hardware SPI access allows sending and receiving data from the AD7193, programming its internal registers in order to decide which channels should be converted corresponding to AINCOM or its own differential pair, what GAIN, sampling frequency, etc. The hardware SPI access allows sending and receiving data from the AD7193, programming its internal registers in order to decide which channels should be converted corresponding to AINCOM or its own differential pair, what GAIN, sampling frequency, etc.
  
-<note important>​ +<WRAP round important ​80%
-  * Connecting the Pmod-AD5 ​to the LX-9 Board using an extension cable provides ease of use. +  * Connecting the PmodAD5 ​to the boards ​using an extension cable provides ease of use. 
-  * UART must be set to 57600 baudrate+  * UART must be set to 115200 Baud Rate for the Avnet LX-9 Microboard and ZedBoard or 9600 Baud Rate for the Digilent Nexys™3 Board
-  * Reference voltage ​is 2.5V +  * When using AVDD > DVDD (= 3.3V), JP1 on PmodAD5 must be removed. The range for AVDD is 3.0V ≤ AVDD ≤ 5.25V 
-</note>+  * If using Xilinx Software Development Kit integrated Console as a Hyperterminal clinet, please uncomment all the commented **getchar();​** in main.c, because the Console sees [Enter] as consecutive keypresses, so 2 getchar(); are required. If using Tera Term or other similar software, do not modify anything.  
 +</WRAP>
  
 +<WRAP round important 80%>
 +When using the ZedBoard reference design in order to develop your own software, please make sure that the following options are set in "​system_config.h":​
 +
 +<code c>
 +// Select between PS7 or AXI Interface
 +#define USE_PS7 1
 +// SPI used in the design
 +#define USE_SPI 1
 +// I2C used in the design
 +#define USE_I2C 0
 +// Timer (+interrupts) used in the design
 +#define USE_TIMER 0
 +// External interrupts used in the design
 +#define USE_EXTERNAL ​    0
 +// GPIO used in the design
 +#define USE_GPIO ​        0
 +</​code>​
 +
 +</​WRAP>​
  
 ===== Downloads ===== ===== Downloads =====
-{{:​resources:​fpga:​xilinx:​pmod:​ad7193new.zip|Reference design source code}} \\ 
  
 +<WRAP round download 80%>
 +\\
 +**Avnet LX-9 MicroBoard: **\\
 +    * {{:​resources:​fpga:​xilinx:​pmod:​ad7193_lx9.zip|Reference design source code for Avnet LX9 MicroBoard.}}\\
 +
 +**Digilent Nexys™3:​**\\
 +    * {{:​resources:​fpga:​xilinx:​pmod:​ad7193_nexys3.zip|Reference design source code for Digilent Nexys™3 Spartan-6 FPGA Board.}}\\
 +
 +**Avnet ZedBoard:​**\\
 +    * [[https://​github.com/​analogdevicesinc/​fpgahdl_xilinx/​tree/​master/​cf_adv7511_zed|XPS Project]]\\
 +    * [[https://​github.com/​analogdevicesinc/​no-OS/​tree/​master/​Pmods/​PmodAD5|PmodAD5 Driver Files]]\\
 +    * [[https://​github.com/​analogdevicesinc/​no-OS/​tree/​master/​Pmods/​Common/​sw|ZYNQ SoC Peripherals Driver Files]] \\
 +    * [[https://​github.com/​analogdevicesinc/​no-OS/​tree/​master/​Pmods/​PmodAD5/​bin|Programming Script]]\\
 +    ​
 +</​WRAP>​
  
 ===== More information ===== ===== More information =====
   * [[ez>​community/​fpga|ask questions about the FPGA reference design]]   * [[ez>​community/​fpga|ask questions about the FPGA reference design]]
 +  * Example questions: {{rss>​http://​ez.analog.com/​community/​feeds/​allcontent/​atom?​community=2061 5 author 1d}}
resources/fpga/xilinx/pmod/ad7193.1328794802.txt.gz · Last modified: 09 Feb 2012 14:40 by Alexandru Tofan