Analog.com
Engineer
Zone
Analog
Dialogue
Log In
<- Return to previous page
Company
Products
Applications
Design Center
Education
Support
Engineer
Zone
Analog
Dialogue
Wiki
Wiki
Resources and Tools
Evaluation Boards & Kits
FPGA Reference Designs
Quick Start Guides
Linux Software Drivers
Microcontroller Software Drivers
ACE Software
Technical Guides
Education Content
ADALM1000 (M1k) Active Learning Module
ADALM2000 (M2k) Active Learning Module
ADALM-PLUTO SDR Active Learning Module
Tutorials
On Line Electronics I/II
Labs for Electronics I/II
Energy/Power systems
Wiki Help
Help
About Wiki
Playground
Wiki Site Map
Wiki Tools
Recent Changes
Media Manager
Sitemap
Analog Devices Wiki
Analog Devices Wiki
Resources and Tools
Evaluation Boards & Kits
FPGA Reference Designs
Quick Start Guides
Linux Software Drivers
Microcontroller Software Drivers
ACE Software
Technical Guides
Education Content
ADALM1000 (M1k) Active Learning Module
ADALM2000 (M2k) Active Learning Module
ADALM-PLUTO SDR Active Learning Module
Tutorials
On Line Electronics I/II
Labs for Electronics I/II
Energy/Power systems
Wiki Help
Help
About Wiki
Playground
Wiki Site Map
Wiki Tools
Recent Changes
Media Manager
Sitemap
Media Manager
Namespaces
Choose namespace
[root]
ad8283
analog
cache_mathplugin
eval
ezlinx
first
freertos
internal_only
latex
libm2k
ltspice
mems
playground
plot
products
register
resources
alliances
app-notes
corefpga
demo
errata
ev
eval
ad9083
ad9249-65ebz
ad9681-125ebz
ada4355_evaluation_board
adar3000
developer-kits
dpg
ezlinx
mxfe
sdp
user-guides
eval-ad4130
faq
fpga
partners
pmods
quick-start
technical-guides
tools
tools-software
tutorial-case-studies
sdp
software
software-tools
undefined
university
wiki
wikistatistics
Media Files
Media Files
Upload
Search
Files in
resources:eval:mxfe
Thumbnails
Rows
Name
Date
Apply
1.png
353×601
14 Feb 2021 21:25
15.4 KB
1_jesd204_setup.png
350×542
12 Feb 2021 22:45
17.1 KB
1_start.png
263×364
12 Feb 2021 21:35
8.4 KB
1p95ghz.png
1310×879
14 Feb 2021 21:25
80.6 KB
1p7325ghz.png
1309×879
14 Feb 2021 21:25
78.1 KB
2.png
348×643
14 Feb 2021 21:25
18.4 KB
2_board_view.png
1209×793
12 Feb 2021 21:35
64.7 KB
2_clock_config1.png
348×498
12 Feb 2021 22:45
14.1 KB
3.png
334×709
14 Feb 2021 21:25
19.6 KB
3_chip_setup1.png
390×538
12 Feb 2021 21:35
18.8 KB
3_clock_config2.png
341×527
12 Feb 2021 22:45
16.5 KB
4.png
350×655
14 Feb 2021 21:25
20.4 KB
4_chip_setup2.png
390×701
12 Feb 2021 21:35
23.7 KB
4_dpgl_setup.png
1088×702
12 Feb 2021 22:45
42.4 KB
5_chip_setup3.png
389×583
12 Feb 2021 21:35
20.8 KB
5_fft_output.png
1208×876
12 Feb 2021 22:45
82.6 KB
6_chip_setup4.png
337×351
12 Feb 2021 21:58
12 KB
7_apply.png
394×127
12 Feb 2021 21:35
5.1 KB
8_chip_view_after_apply.png
1013×611
12 Feb 2021 21:35
133.7 KB
9_analysis_view.png
1411×939
12 Feb 2021 21:35
101.4 KB
10_chip_view_after_fftanalysis_view.png
330×124
12 Feb 2021 21:35
13.2 KB
11.png
354×647
14 Feb 2021 21:25
22 KB
11_st_fft_onchippll_3p207ghz_9p9dbm.png
1406×895
12 Feb 2021 21:35
97.1 KB
12_dpgl_setup1.png
427×339
12 Feb 2021 21:35
11.1 KB
13_dpgl_setup2.png
1112×706
12 Feb 2021 21:35
54.2 KB
14_st_fft_3p201ghz_dac0_loop_adc3_0dbfs.png
1407×886
12 Feb 2021 21:35
101.1 KB
15_two_channel_outputs.png
1319×892
12 Feb 2021 21:35
105.6 KB
21.png
370×664
14 Feb 2021 21:25
22.8 KB
31.png
370×750
14 Feb 2021 21:25
30 KB
41.png
364×230
14 Feb 2021 21:25
7.5 KB
ad9082_2p7ghz_adconlyfft.png
1207×882
24 Feb 2021 17:44
59 KB
ad9082_2p7ghz_trxmodefft.png
1203×878
24 Feb 2021 17:44
60.7 KB
ads9v2_successful_capture.jpg
1158×1339
24 Feb 2021 16:58
452.8 KB
ads9v2_unsuccessful_capture.jpg
1128×1321
24 Feb 2021 16:56
422.3 KB
ceboard_power_rail_led.jpg
1555×1036
24 Feb 2021 16:53
255.5 KB
dac_output_dualband.png
1280×500
16 Feb 2021 14:49
53.3 KB
fansink1.png
380×285
12 Feb 2021 21:18
145.4 KB
fansink2.png
386×289
12 Feb 2021 21:27
153.6 KB
fansink3.png
506×379
12 Feb 2021 21:27
293.1 KB
figure2.png
925×578
22 Feb 2021 17:42
30.6 KB
figure3.png
1230×338
22 Feb 2021 17:49
22.6 KB
figure4.png
764×470
22 Feb 2021 17:52
207.3 KB
figure5.png
1076×954
22 Feb 2021 18:01
105.5 KB
figure6.png
1071×962
22 Feb 2021 18:03
78.4 KB
figure7.png
932×634
22 Feb 2021 18:06
28.4 KB
figure8.png
206×708
22 Feb 2021 18:10
12.3 KB
figure9.png
725×197
22 Feb 2021 18:14
49.8 KB
figure9p1.png
1335×967
22 Feb 2021 18:31
114.3 KB
figure9r.png
1335×967
22 Feb 2021 19:13
114.3 KB
figure10.png
1694×928
22 Feb 2021 18:31
151 KB
figure11.png
1321×962
22 Feb 2021 18:34
111.9 KB
figure12.png
1667×923
22 Feb 2021 18:36
220.9 KB
figure13.png
1920×1080
22 Feb 2021 18:39
294.7 KB
figure14.png
975×548
22 Feb 2021 18:41
276.7 KB
figure15.png
995×870
22 Feb 2021 18:43
93.6 KB
figure16.png
995×872
22 Feb 2021 18:45
90.5 KB
figure17.png
1004×867
22 Feb 2021 18:47
88.7 KB
hmc7044_config_error.png
348×221
24 Feb 2021 17:03
6.5 KB
multiband_frequency_plan.png
5663×1613
14 Feb 2021 21:25
106.9 KB
mxfe_setup_for_multiband.png
10306×4150
14 Feb 2021 21:25
795.5 KB
narrowband_setup_for_wiki.png
7656×4150
14 Feb 2021 20:40
563.1 KB
test_rk.png
925×578
19 Feb 2021 21:07
30.6 KB
wideband_setup_for_wiki.png
8081×4094
12 Feb 2021 22:45
609.5 KB
File
View
Edit
History
Edit
resources:eval:sdp:devmngr.jpg
Sorry, you don't have enough rights to upload files.
resources/fpga/xilinx/interposer/cn0188.txt
· Last modified: 09 Jan 2021 00:49 by
Robin Getz
Page Tools
Read
History
Backlinks
Fold/unfold all
[ Back to top ]