This shows you the differences between two versions of the page.
Next revision | Previous revision | ||
resources:fpga:xilinx:interposer:brkout [05 Jul 2012 14:38] – created Andrei Cozma | resources:fpga:xilinx:interposer:brkout [09 Jan 2021 00:49] (current) – user interwiki links Robin Getz | ||
---|---|---|---|
Line 3: | Line 3: | ||
====== Overview ====== | ====== Overview ====== | ||
- | This document presents the steps to setup an environment for testing the **FMC-SDP Interposer Board** together with the Xilinx KC705 FPGA board and the Xilinx Embedded Development Kit (EDK). Below is presented a picture of the ADZS-BRKOUT-EX3 Evaluation Board with the Xilinx KC705 board. | + | This document presents the steps to setup an environment for testing the **FMC-SDP Interposer Board** together with the **ADZS-BRKOUT-EX3** SDP breakout board, |
{{ : | {{ : | ||
- | |||
===== More information ===== | ===== More information ===== | ||
- | * [[http://www.xilinx.com/products/ | + | * [[xilinx>products/ |
====== Getting Started ====== | ====== Getting Started ====== | ||
Line 16: | Line 15: | ||
===== Required Hardware ===== | ===== Required Hardware ===== | ||
- | * [[http://www.xilinx.com/products/ | + | * [[xilinx>products/ |
- | * **FMC-SDP interposer** | + | * **FMC-SDP interposer |
* **ADZS-BRKOUT-EX3** evaluation board | * **ADZS-BRKOUT-EX3** evaluation board | ||
Line 26: | Line 25: | ||
===== Downloads ===== | ===== Downloads ===== | ||
- | * {{: | + | * {{: |
The following table presents a short description the reference design archive contents. | The following table presents a short description the reference design archive contents. | ||
Line 45: | Line 44: | ||
{{: | {{: | ||
- | * Program the Xilinx KC705 adapter board with the “download.bit” file provided in the test project archive. Programming is done using the Xilinx Impact application. | + | * Program the Xilinx KC705 adapter board with the //**“download.bit”**// file provided in the test project archive |
* After the FPGA is programmed the test will start automatically and on the terminal window the test status will be displayed. If any errors are detected the application will list the pins on which the errors were detected. | * After the FPGA is programmed the test will start automatically and on the terminal window the test status will be displayed. If any errors are detected the application will list the pins on which the errors were detected. | ||