Wiki

Analog Devices Wiki

English
English
简体中文
简体中文
日本語
日本語
Руccкий
Руccкий

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
resources:fpga:xilinx:interposer:ad9789 [12 Jun 2017 15:01] – Lars-Peter Clausenresources:fpga:xilinx:interposer:ad9789 [28 Jan 2021 19:14] (current) – update arrow links after their web site update Robin Getz
Line 7: Line 7:
 ===== Supported Devices ===== ===== Supported Devices =====
  
-  * [[http://www.analog.com/en/digital-to-analog-converters/high-speed-da-converters/ad9789/products/EVAL-AD9789/eb.html|AD9789 Evaluation Board]] +  * [[adi>en/digital-to-analog-converters/high-speed-da-converters/ad9789/products/EVAL-AD9789/eb.html|AD9789 Evaluation Board]] 
-  * [[http://www.analog.com/en/digital-to-analog-converters/da-converters/ad-dac-fmc/products/product.html|DAC FMC Interposer Board]]+  * [[adi>AD-DAC-FMC|DAC FMC Interposer Board]]
  
 ===== Supported Carriers ===== ===== Supported Carriers =====
  
-  * [[xilinx> ML605]] +  * [[xilinx>ML605]] 
  
  
Line 32: Line 32:
   * Xilinx ISE 14.1 (Programmer (IMPACT) is sufficient for the demo and is available on Webpack).   * Xilinx ISE 14.1 (Programmer (IMPACT) is sufficient for the demo and is available on Webpack).
   * A UART terminal (Tera Term/Hyperterminal), Baud rate 57600.   * A UART terminal (Tera Term/Hyperterminal), Baud rate 57600.
-  * ADI DPG DAC Software Suite [[http://www.analog.com/en/digital-to-analog-converters/da-converters/products/evaluation-boardstools/CU_eb_DPG_high_speed_DAC_eval_platform/resources/fca.html|(available here)]].+  * ADI DPG DAC Software Suite [[adi>en/digital-to-analog-converters/da-converters/products/evaluation-boardstools/CU_eb_DPG_high_speed_DAC_eval_platform/resources/fca.html|(available here)]].
  
 ==== Bit file ==== ==== Bit file ====
Line 158: Line 158:
 </WRAP> </WRAP>
  
-Only Xilinx coregen xco files are provided with the reference design. You must regenerate the IP core files using this file. See [[http://wiki.analog.com/resources/eval/user-guides/ad-fmcomms1-ebz/reference_hdl|generating Xilinx netlist/verilog files from xco files]] for details.+Only Xilinx coregen xco files are provided with the reference design. You must regenerate the IP core files using this file. See [[/resources/eval/user-guides/ad-fmcomms1-ebz/reference_hdl|generating Xilinx netlist/verilog files from xco files]] for details.
  
 <WRAP round help 80%> <WRAP round help 80%>
-  * Questions? [[http://ez.analog.com/post!input.jspa?containerType=14&container=2061|Ask Help & Support]].+  * Questions? [[ez>fpga|Ask Help & Support]].
 </WRAP> </WRAP>
  
Line 169: Line 169:
 ===== Tar file contents ===== ===== Tar file contents =====
  
-The tar file contains, in most cases, the following files and/or directories. To rebuild the reference design simply double click the XMP file and run the tool. To build SDK, select a workspace and use the C file to build the elf file. Please refer to [[http://www.xilinx.com/support/documentation/dt_edk_edk13-2.htm|Xilinx EDK documentation]] for details.+The tar file contains, in most cases, the following files and/or directories. To rebuild the reference design simply double click the XMP file and run the tool. To build SDK, select a workspace and use the C file to build the elf file. Please refer to [[xilinx>support/documentation/dt_edk_edk13-2.htm|Xilinx EDK documentation]] for details.
  
 | license.txt | ADI license & copyright information. | | license.txt | ADI license & copyright information. |
resources/fpga/xilinx/interposer/ad9789.1497272472.txt.gz · Last modified: 12 Jun 2017 15:01 by Lars-Peter Clausen

Page Tools