Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision
Previous revision
resources:fpga:xilinx:interposer:ad9739a [12 Apr 2013 17:22] – [Supported Devices] fixed link to DAC interposer board David Babiczresources:fpga:xilinx:interposer:ad9739a [20 Dec 2023 11:50] (current) – Add obsolesce notice. Stefan-Robert Raus
Line 1: Line 1:
 ====== AD9739A Evaluation Board, DAC-FMC Interposer & Xilinx Reference Design ====== ====== AD9739A Evaluation Board, DAC-FMC Interposer & Xilinx Reference Design ======
    
 +<note warning>**NOTE:**\\
 +Support for the eval-ad9739a is discontinued  starting with 2022_R2 Kuiper Linux release and it will not be supported in future releases. Last release in which pre-build files can be found is 2021_r2. Check this [[:resources:tools-software:linux-software:adi-kuiper_images:release_notes|link]] to see all Kuiper releases.
 +</note>
 +
 ===== Introduction ===== ===== Introduction =====
  
Line 7: Line 11:
 ===== Supported Devices ===== ===== Supported Devices =====
  
-  * [[http://www.analog.com/en/digital-to-analog-converters/da-converters/ad9739a/products/EVAL-AD9739A/eb.html|AD9739A Evaluation Board]] +  * [[adi>en/digital-to-analog-converters/da-converters/ad9739a/products/EVAL-AD9739A/eb.html|AD9739A Evaluation Board]] 
-  * [[http://www.analog.com/en/evaluation/ad-dac-fmc/eb.html|DAC FMC Interposer Board]]+  * [[adi>en/evaluation/ad-dac-fmc/eb.html|DAC FMC Interposer Board]]
  
  
 ===== Supported Carriers ===== ===== Supported Carriers =====
  
-  * [[xilinx> ML605]]  +  * [[xilinx>ML605]]  
-  * [[xilinx> KC705]]  +  * [[xilinx>KC705]]  
-  * [[xilinx> VC707]] +  * [[xilinx>VC707]] 
  
  
Line 35: Line 39:
   * Xilinx ISE 13.2 (Programmer (IMPACT) is sufficient for the demo and is available on Webpack).   * Xilinx ISE 13.2 (Programmer (IMPACT) is sufficient for the demo and is available on Webpack).
   * A UART terminal (Tera Term/Hyperterminal), Baud rate 57600.   * A UART terminal (Tera Term/Hyperterminal), Baud rate 57600.
-  * ADI DPG DAC Software Suite [[http://www.analog.com/en/digital-to-analog-converters/da-converters/products/evaluation-boardstools/CU_eb_DPG_high_speed_DAC_eval_platform/resources/fca.html|available here]].+  * ADI DPG DAC Software Suite [[/resources/eval/dpg/dacsoftwaresuite|available here]].
  
 ==== Bit file ==== ==== Bit file ====
Line 105: Line 109:
 </WRAP> </WRAP>
  
-Only Xilinx coregen xco files are provided with the reference design. You must regenerate the IP core files using this file. See [[http://wiki.analog.com/resources/eval/user-guides/ad-fmcomms1-ebz/reference_hdl|generating Xilinx netlist/verilog files from xco files]] for details.+Only Xilinx coregen xco files are provided with the reference design. You must regenerate the IP core files using this file. See [[/resources/eval/user-guides/ad-fmcomms1-ebz/reference_hdl|generating Xilinx netlist/verilog files from xco files]] for details.
  
 <WRAP round help 80%> <WRAP round help 80%>
-  * Questions? [[http://ez.analog.com/post!input.jspa?containerType=14&container=2061|Ask Help & Support]].+  * Questions? [[ez>community/fpga|Ask Help & Support]].
 </WRAP> </WRAP>
  
Line 115: Line 119:
 ===== Tar file contents ===== ===== Tar file contents =====
  
-The tar file contains, in most cases, the following files and/or directories. To rebuild the reference design simply double click the XMP file and run the tool. To build SDK, select a workspace and use the C file to build the elf file. Please refer to [[http://www.xilinx.com/support/documentation/dt_edk_edk13-2.htm|Xilinx EDK documentation]] for details.+The tar file contains, in most cases, the following files and/or directories. To rebuild the reference design simply double click the XMP file and run the tool. To build SDK, select a workspace and use the C file to build the elf file. Please refer to [[xilinx>support/documentation/dt_edk_edk13-2.htm|Xilinx EDK documentation]] for details.
  
 | license.txt | ADI license & copyright information. | | license.txt | ADI license & copyright information. |
Line 128: Line 132:
 ===== More information ===== ===== More information =====
  
-  * [[http://www.vita.com/fmc.html|VITA's FMC info]]+  * [[http://www.vita.com/fmc|VITA's FMC info]]
   * [[ez>community/fpga|Ask questions about the FPGA reference design]]   * [[ez>community/fpga|Ask questions about the FPGA reference design]]
  
  
  
resources/fpga/xilinx/interposer/ad9739a.1365780157.txt.gz · Last modified: 12 Apr 2013 17:22 by David Babicz