Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Last revision Both sides next revision
resources:fpga:xilinx:interposer:ad9739a [03 Jan 2021 22:12]
Robin Getz fix links
resources:fpga:xilinx:interposer:ad9739a [09 Jan 2021 00:49]
Robin Getz user interwiki links
Line 35: Line 35:
   * Xilinx ISE 13.2 (Programmer (IMPACT) is sufficient for the demo and is available on Webpack).   * Xilinx ISE 13.2 (Programmer (IMPACT) is sufficient for the demo and is available on Webpack).
   * A UART terminal (Tera Term/​Hyperterminal),​ Baud rate 57600.   * A UART terminal (Tera Term/​Hyperterminal),​ Baud rate 57600.
-  * ADI DPG DAC Software Suite [[https://​wiki.analog.com/​resources/​eval/​dpg/​dacsoftwaresuite|available here]].+  * ADI DPG DAC Software Suite [[/​resources/​eval/​dpg/​dacsoftwaresuite|available here]].
  
 ==== Bit file ==== ==== Bit file ====
Line 105: Line 105:
 </​WRAP>​ </​WRAP>​
  
-Only Xilinx coregen xco files are provided with the reference design. You must regenerate the IP core files using this file. See [[http://​wiki.analog.com/​resources/​eval/​user-guides/​ad-fmcomms1-ebz/​reference_hdl|generating Xilinx netlist/​verilog files from xco files]] for details.+Only Xilinx coregen xco files are provided with the reference design. You must regenerate the IP core files using this file. See [[/​resources/​eval/​user-guides/​ad-fmcomms1-ebz/​reference_hdl|generating Xilinx netlist/​verilog files from xco files]] for details.
  
 <WRAP round help 80%> <WRAP round help 80%>
-  * Questions? [[https://ez.analog.com/​community/​fpga|Ask Help & Support]].+  * Questions? [[ez>community/​fpga|Ask Help & Support]].
 </​WRAP>​ </​WRAP>​
  
Line 115: Line 115:
 ===== Tar file contents ===== ===== Tar file contents =====
  
-The tar file contains, in most cases, the following files and/or directories. To rebuild the reference design simply double click the XMP file and run the tool. To build SDK, select a workspace and use the C file to build the elf file. Please refer to [[http://www.xilinx.com/support/​documentation/​dt_edk_edk13-2.htm|Xilinx EDK documentation]] for details.+The tar file contains, in most cases, the following files and/or directories. To rebuild the reference design simply double click the XMP file and run the tool. To build SDK, select a workspace and use the C file to build the elf file. Please refer to [[xilinx>support/​documentation/​dt_edk_edk13-2.htm|Xilinx EDK documentation]] for details.
  
 | license.txt | ADI license & copyright information. | | license.txt | ADI license & copyright information. |
resources/fpga/xilinx/interposer/ad9739a.txt · Last modified: 28 Jan 2021 19:14 by Robin Getz