Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Next revision
Previous revision
Next revision Both sides next revision
resources:fpga:xilinx:interposer:ad9683 [08 May 2013 21:16]
rejeesh kutty created
resources:fpga:xilinx:interposer:ad9683 [09 Jan 2021 00:49]
Robin Getz user interwiki links
Line 7: Line 7:
 ===== Supported Devices ===== ===== Supported Devices =====
  
-  * [[http://​www.analog.com/​en/​analog-to-digital-converters/​ad-converters/​ad9683/​products/​product.html#​product-evaluationkits| AD9683 Evaluation Board]] +  * [[adi>en/​analog-to-digital-converters/​ad-converters/​ad9683/​products/​product.html#​product-evaluationkits| AD9683 Evaluation Board]] 
-  * [[http://​www.analog.com/​en/​evaluation/​eval-adc-fmc-int/​eb.html| High speed ADC FMC interposer]]+  * [[adi>en/​evaluation/​eval-adc-fmc-int/​eb.html| High speed ADC FMC interposer]]
  
 ===== Supported Carriers ===== ===== Supported Carriers =====
Line 141: Line 141:
 ===== Using the reference design ===== ===== Using the reference design =====
  
-The reference design is built on a microblaze based system parameterized for linux. The reference design consists of two pcores. The JESD core consists of the GTX units and the Xilinx ​JESD 204 IP core. The AD9683 core consists of three functional modules, the ADC interface, a PN9/PN23 monitor and a DMA interface. The ADC interface captures and buffers data from the JESD core. The DMA interface then transfers the samples to the external DDR-DRAM. The capture is initiated by the software. The status of capture (overflow, over the range) are reported back to the software. The JESD core and AD9683 core has an AXI lite interface that allows control and monitoring of the capture process.+The reference design is built on a microblaze based system parameterized for linux. The reference design consists of two pcores. The JESD204B ​core consists of the GTX units and the Xilinx ​JESD204B ​IP core. The AD9683 core consists of three functional modules, the ADC interface, a PN9/PN23 monitor and a DMA interface. The ADC interface captures and buffers data from the JESD204B ​core. The DMA interface then transfers the samples to the external DDR-DRAM. The capture is initiated by the software. The status of capture (overflow, over the range) are reported back to the software. The JESD204B ​core and AD9683 core has an AXI lite interface that allows control and monitoring of the capture process.
  
 ==== Registers ==== ==== Registers ====
Line 161: Line 161:
 </​WRAP>​ </​WRAP>​
  
-Only Xilinx coregen xco files are provided with the reference design. You must regenerate the IP core files using this file. See [[http://​wiki.analog.com/​resources/​eval/​user-guides/​ad-fmcomms1-ebz/​reference_hdl|generating Xilinx netlist/​verilog files from xco files]] for details.+Only Xilinx coregen xco files are provided with the reference design. You must regenerate the IP core files using this file. See [[/​resources/​eval/​user-guides/​ad-fmcomms1-ebz/​reference_hdl|generating Xilinx netlist/​verilog files from xco files]] for details.
  
 <WRAP round help 80%> <WRAP round help 80%>
-  * Questions? [[http://ez.analog.com/​post!input.jspa?​containerType=14&​container=2061|Ask Help & Support]].+  * Questions? [[ez>post!input.jspa?​containerType=14&​container=2061|Ask Help & Support]].
 </​WRAP>​ </​WRAP>​
  
 ===== Tar file contents ===== ===== Tar file contents =====
  
-The tar file contains, in most cases, the following files and/or directories. To rebuild the reference design simply double click the XMP file and run the tool. To build SDK, select a workspace and use the C file to build the elf file. Please refer to [[http://www.xilinx.com/support/​documentation/​dt_edk_edk13-2.htm|Xilinx EDK documentation]] for details.+The tar file contains, in most cases, the following files and/or directories. To rebuild the reference design simply double click the XMP file and run the tool. To build SDK, select a workspace and use the C file to build the elf file. Please refer to [[xilinx>support/​documentation/​dt_edk_edk13-2.htm|Xilinx EDK documentation]] for details.
  
 | license.txt | ADI license & copyright information. | | license.txt | ADI license & copyright information. |
Line 182: Line 182:
 ===== More information ===== ===== More information =====
  
-  * [[http://​www.vita.com/​fmc.html|VITA'​s FMC info]]+  * [[http://​www.vita.com/​fmc|VITA'​s FMC info]]
   * [[ez>​community/​fpga|Ask questions about the FPGA reference design]]   * [[ez>​community/​fpga|Ask questions about the FPGA reference design]]
  
  
  
resources/fpga/xilinx/interposer/ad9683.txt · Last modified: 28 Jan 2021 19:14 by Robin Getz