Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
resources:fpga:xilinx:interposer:ad9467 [25 Apr 2023 10:56] – Separate obsolete section Iulia Moldovanresources:fpga:xilinx:interposer:ad9467 [25 Apr 2023 15:34] (current) – Modified the wrong page, so revert changes and add obsolete tag Iulia Moldovan
Line 1: Line 1:
 ====== AD9467 Evaluation Board, ADC-FMC Interposer & Xilinx Reference Design ====== ====== AD9467 Evaluation Board, ADC-FMC Interposer & Xilinx Reference Design ======
-  + 
-This wiki page contains sections with obsolete information, but are kept for legacy purposes. Pay attention to the "OBSOLETE" text in bold.+<note important>This design is **not supported anymore**, thus this wiki page is **kept for legacy purposes only**The similar design **with an FMC connector is still supported** and can be found here **[[:resources:fpga:xilinx:fmc:ad9467 | AD9467 Native FMC Card / Xilinx Reference Design]]**</note>
  
 ===== Introduction ===== ===== Introduction =====
Line 7: Line 7:
 The [[adi>AD9467]] is a 16-bit, monolithic, IF sampling analog-to-digital converter (ADC) with a conversion rate of up to 250MSPS. This reference design includes the device data capture and SPI interface. The samples are written to the external DDR-DRAM on ML605. It allows programming the device and monitoring its internal registers via SPI. It also allows programming the [[adi>AD9517-4]] clock chip as an alternative clock source on the board. The board also provides other options to drive the clock to the ADC. The [[adi>AD9467]] is a 16-bit, monolithic, IF sampling analog-to-digital converter (ADC) with a conversion rate of up to 250MSPS. This reference design includes the device data capture and SPI interface. The samples are written to the external DDR-DRAM on ML605. It allows programming the device and monitoring its internal registers via SPI. It also allows programming the [[adi>AD9517-4]] clock chip as an alternative clock source on the board. The board also provides other options to drive the clock to the ADC.
  
-===== Supported devices =====+===== Supported Devices =====
  
   * [[adi>en/design-center/evaluation-hardware-and-software/evaluation-boards-kits/EVAL-AD9467.html#eb-overview|AD9467 Evaluation Board]]   * [[adi>en/design-center/evaluation-hardware-and-software/evaluation-boards-kits/EVAL-AD9467.html#eb-overview|AD9467 Evaluation Board]]
   * [[adi>en/evaluation/eval-adc-fmc-int/eb.html | ADC-FMC Interposer A]]   * [[adi>en/evaluation/eval-adc-fmc-int/eb.html | ADC-FMC Interposer A]]
  
-===== Supported carriers ===== +===== Supported Carriers =====
- +
-  * [[xilinx>KC705]] +
-  * [[https://www.avnet.com/wps/portal/us/products/avnet-boards/avnet-board-families/zedboard/ | ZedBoard]] +
-  * [[xilinx>ML605]] (check Obsolete Quick Start Guide) +
-  * [[xilinx>VC707]] (check Obsolete Quick Start Guide) +
- +
-===== Quick start guide ===== +
- +
-==== Required hardware ==== +
- +
-==== Required software ==== +
- +
-  * ZedBoard or KC705 board +
-  * AD9467-FMC-250EBZ +
-  * Signal/clock generator (clock input, 200MHz or 250MHz) +
-  * Signal generator (analog input, for data capture) +
-  * UART terminal (Tera Term/Putty), Baud rate 57600 +
- +
-==== Hardware modifications ====+
  
-===== Obsolete quick start guide =====+  * [[xilinx>ML605]]  
 +  * [[xilinx>KC705]]  
 +  * [[xilinx>VC707]] 
  
-This quick start guide is kept for legacy purposes only, and the designs on carriers ML605 and VC707 are no longer supported. 
  
-++++ Click to expand Obsolete Quick Start Guide |+===== Quick Start Guide =====
  
 The reference design has been tested with ML605, KC705 and VC707. The notes below refer to ML605, the procedure is same for the other boards. Please make sure you are using the correct reference design for the board(s) that you have. The bit file provided combines the FPGA bit file and the SDK elf files. It may be used for a quick check on the system. All you need is the hardware and a PC running a UART terminal and the programmer (IMPACT).  The reference design has been tested with ML605, KC705 and VC707. The notes below refer to ML605, the procedure is same for the other boards. Please make sure you are using the correct reference design for the board(s) that you have. The bit file provided combines the FPGA bit file and the SDK elf files. It may be used for a quick check on the system. All you need is the hardware and a PC running a UART terminal and the programmer (IMPACT). 
Line 43: Line 25:
 ==== Required Hardware ==== ==== Required Hardware ====
  
-  * ML605, KC705 or VC707 board+  * ML605, KC705 or VC707 board 
   * AD9467-2x0EBZ board & Power supply   * AD9467-2x0EBZ board & Power supply
   * ADC FMC interposer board   * ADC FMC interposer board
Line 52: Line 34:
  
   * Xilinx ISE 13.2 (Programmer (IMPACT) is sufficient for the demo and is available on Webpack).   * Xilinx ISE 13.2 (Programmer (IMPACT) is sufficient for the demo and is available on Webpack).
-  * UART terminal (Tera Term/Hyperterminal), Baud rate 57600.+  * UART terminal (Tera Term/Hyperterminal), Baud rate 57600.
  
 ==== Bit file ==== ==== Bit file ====
Line 141: Line 123:
 Only Xilinx coregen xco files are provided with the reference design. You must regenerate the IP core files using this file. See [[/resources/eval/user-guides/ad-fmcomms1-ebz/reference_hdl|generating Xilinx netlist/verilog files from xco files]] for details. Only Xilinx coregen xco files are provided with the reference design. You must regenerate the IP core files using this file. See [[/resources/eval/user-guides/ad-fmcomms1-ebz/reference_hdl|generating Xilinx netlist/verilog files from xco files]] for details.
  
 +<WRAP round help 80%>
 +  * Questions? [[ez>community/fpga|Ask Help & Support]].
 +</WRAP>
  
 ===== Tar file contents ===== ===== Tar file contents =====
Line 154: Line 139:
 | cf_lib/edk/pcores/     | Reference design core file(s) (Xilinx EDK). | | cf_lib/edk/pcores/     | Reference design core file(s) (Xilinx EDK). |
  
-++++ 
  
-===== More information =====+===== Support ===== 
 + 
 +**As this design is obsolete, we do not fully support it anymore**. Analog Devices will provide **limited** online support for anyone using the reference design with Analog Devices components via the [[ez>community/fpga | EngineerZone FPGA reference designs]] forum.
  
-  * [[http://www.vita.com/|VITA's FMC info]] +It should be noted, that the older the toolsversions and release branches are, the lower the chances to receive support from ADI engineers.
-  * [[ez>community/fpga|Ask questions about the FPGA reference design]]+
resources/fpga/xilinx/interposer/ad9467.txt · Last modified: 25 Apr 2023 15:34 by Iulia Moldovan