Wiki

Analog Devices Wiki

English
English
简体中文
简体中文
日本語
日本語
Руccкий
Руccкий

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
resources:fpga:xilinx:interposer:ad9250 [15 Mar 2013 18:55] – [Downloads] rejeesh kuttyresources:fpga:xilinx:interposer:ad9250 [20 Jan 2021 08:11] (current) – fix link Michael Hennerich
Line 3: Line 3:
 ===== Introduction ===== ===== Introduction =====
  
-The [[adi>AD9250]] is a dual, 14-bit ADC with sampling speeds of up to 250 MSPS. It is designed to support communications applications where low cost, small size, wide bandwidth and versatility are desired. The ADC cores feature a multistage, differential pipelined architecture with integrated output error correction logic. This reference design includes the device data capture via the JESD204B serial interface and the SPI interface. The samples are written to the external DDR-DRAM on the carrier. It allows programming the device and monitoring it's internal registers via SPI.+The [[adi>AD9250]] is a dual, 14-bit ADC with sampling speeds of up to 250 MSPS. It is designed to support communications applications where low cost, small size, wide bandwidth and versatility are desired. The ADC cores feature a multistage, differential pipelined architecture with integrated output error correction logic. This reference design includes the device data capture via the JESD204B serial interface and the SPI interface. The samples are written to the external DDR-DRAM on the carrier. It allows programming the device and monitoring its internal registers via SPI. 
 + 
 +A native FMC card with the [[adi>AD9250]] can be found [[../fmc/ad-fmcjesdadc1-ebz|FMCJESDADC1 Board]]
  
 ===== Supported Devices ===== ===== Supported Devices =====
  
-  * [[http://www.analog.com/en/analog-to-digital-converters/ad-converters/ad9250/products/EVAL-AD9250/eb.html|AD9250 Evaluation Board]] +  * [[adi>en/analog-to-digital-converters/ad-converters/ad9250/products/EVAL-AD9250/eb.html|AD9250 Evaluation Board]] 
-  * [[http://www.analog.com/en/evaluation/EVAL-ADC-FMC-INT/eb.html|ADC FMC Interposer Board]]+  * [[adi>en/evaluation/EVAL-ADC-FMC-INT/eb.html|ADC FMC Interposer Board]]
  
 {{:resources:fpga:xilinx:fmc:ad9250_ebz:ad9250-ebz.jpg|AD9250}} {{:resources:fpga:xilinx:fmc:ad9250_ebz:ad9250-ebz.jpg|AD9250}}
Line 14: Line 16:
 ===== Supported Carriers ===== ===== Supported Carriers =====
  
-  * [[xilinx> KC705]]  +  * [[xilinx>KC705]]  
-  * [[xilinx> VC707]]  +  * [[xilinx>VC707]]  
-  * [[xilinx> ZC706]] +  * [[xilinx>ZC706]] 
  
  
 ===== Quick Start Guide ===== ===== Quick Start Guide =====
  
-The reference design zip file contains a bit file combined with a SDK elf file for a quick demonstration of the programming and data capture. All you need is the hardware, Xilinx ISE Design Suite 14.4 and a PC running a UART terminal. +The reference design zip file contains a bit file and a SDK elf file for a quick demonstration of the programming and data capture. The reference design has been tested with KC705, VC707 and ZC706. The notes below refer to KC705, the procedure is same for the other boards. Please make sure you are using the correct reference design for the board(s) that you have.
  
 ==== Required Hardware ==== ==== Required Hardware ====
Line 34: Line 36:
  
   * Xilinx ISE Design Suite 14.4   * Xilinx ISE Design Suite 14.4
-  * A UART terminal (Tera Term/Hyperterminal), Baud rate 57600.+  * A UART terminal (Tera Term/Hyperterminal), Baud rate 57600 (115200 for ZC706).
  
 ==== Board Modifications ==== ==== Board Modifications ====
Line 73: Line 75:
  
 To begin make the following connections (see image below): To begin make the following connections (see image below):
-<WRAP tip>It is important for proper operation, the steps must be done in this exact order</WRAP>+<WRAP round 80% tip> 
 +\\ 
 +For proper operation, it is important that the steps must be done in this exact order 
 + 
 +</WRAP>
   - Connect the AD9250-EBZ board to the FMC Interposer board.   - Connect the AD9250-EBZ board to the FMC Interposer board.
   - Connect the interposer board to the **FMC-HPC** connector of KC705/(**FMC1-HPC** if VC707)/ZC706 board.   - Connect the interposer board to the **FMC-HPC** connector of KC705/(**FMC1-HPC** if VC707)/ZC706 board.
Line 79: Line 85:
   - Connect two USB cables from the PC to the //JTAG// and //UART// USB connectors on KC705/VC707/ZC706. Do not run/load any software yet.   - Connect two USB cables from the PC to the //JTAG// and //UART// USB connectors on KC705/VC707/ZC706. Do not run/load any software yet.
   - Connect an external clock source 250MHz (5dBm) to AD9250-EBZ board's J505 SMA connector. Make sure this is active/on.   - Connect an external clock source 250MHz (5dBm) to AD9250-EBZ board's J505 SMA connector. Make sure this is active/on.
-  - Connect signal generators to the AIN-A/AIN-B, J301/J303 SMA connectors.+  - Connect signal generators to the AIN-A and/or AIN-B, J301/J303 SMA connectors.
   - Load the FPGA image/SDK with your favorite Xilinx Tool.   - Load the FPGA image/SDK with your favorite Xilinx Tool.
  
Line 92: Line 98:
 If programming was successful, you should be seeing messages appear on the terminal as shown in figure below. After programming the AD9250, the program checks data capture on various test modes.  If programming was successful, you should be seeing messages appear on the terminal as shown in figure below. After programming the AD9250, the program checks data capture on various test modes. 
  
-{{:resources:fpga:xilinx:fmc:ad9250_ebz:ad9250_test.png?200|Terminal}}+{{:resources:fpga:xilinx:fmc:ad9250_ebz:ad9250_test.jpg?200|Terminal}}
  
 After the ADC test patterns and PRBS sequences are verified, if no errors are present, the reference design continuously reads data from the ADC. The ADC data can be viewed using the Chipscope project located in the "//Chipscope//" folder provided in the HDL Reference Design. These are the steps than need to be followed to view the ADC data in Chipscope: After the ADC test patterns and PRBS sequences are verified, if no errors are present, the reference design continuously reads data from the ADC. The ADC data can be viewed using the Chipscope project located in the "//Chipscope//" folder provided in the HDL Reference Design. These are the steps than need to be followed to view the ADC data in Chipscope:
Line 101: Line 107:
  
 {{:resources:fpga:xilinx:fmc:ad9250_ebz:cf_ad9250_ebz_chipscope.jpg?200|Chipscope Busplot}} {{:resources:fpga:xilinx:fmc:ad9250_ebz:cf_ad9250_ebz_chipscope.jpg?200|Chipscope Busplot}}
- 
 ===== Using the HDL reference design ===== ===== Using the HDL reference design =====
  
Line 110: Line 115:
 {{:resources:fpga:xilinx:fmc:ad9250_ebz:cf_ad9250_bd.jpg?400|block diagram}} {{:resources:fpga:xilinx:fmc:ad9250_ebz:cf_ad9250_bd.jpg?400|block diagram}}
  
-The reference design consists of two pcores. The JESD core consists of the GTX units and the Xilinx JESD 204 IP core. The AD9250 core consists of three functional modules, the ADC interface, a PN9/PN23 monitor and a DMA interface. +The reference design consists of two pcores. The JESD204B core consists of the GTX units and the Xilinx JESD204B IP core. The AD9250 core consists of three functional modules, the ADC interface, a PN9/PN23 monitor and a DMA interface. 
  
-The ADC interface captures and buffers data from the JESD core. The DMA interface then transfers the samples to the external DDR-DRAM. The capture is initiated by the software. The status of capture (overflow, over the range) are reported back to the software.+The ADC interface captures and buffers data from the JESD204B core. The DMA interface then transfers the samples to the external DDR-DRAM. The capture is initiated by the software. The status of capture (overflow, overrange) are reported back to the software.
  
-The JESD core and AD9250 core has an AXI lite interface that allows control and monitoring of the capture process.+The JESD204B core and AD9250 core has an AXI lite interface that allows control and monitoring of the capture process.
  
 The reference design also includes the HDMI cores to run GTX eye scan. The reference design also includes the HDMI cores to run GTX eye scan.
Line 132: Line 137:
 The Software Reference Design contains an example on how to: The Software Reference Design contains an example on how to:
   * Initialize the AD9250 evaluation board   * Initialize the AD9250 evaluation board
-  * Initialize the JESD HDL core+  * Initialize the JESD204B HDL core
   * Test the ADC communication using the test patterns and PRBS sequences generated by the AD9250   * Test the ADC communication using the test patterns and PRBS sequences generated by the AD9250
   * Capture data from the AD9250 using DMA transfers   * Capture data from the AD9250 using DMA transfers
Line 177: Line 182:
   * Copy the no-OS drivers source code to the //**SDK_Workspace/sw/src**// folder.   * Copy the no-OS drivers source code to the //**SDK_Workspace/sw/src**// folder.
 {{:resources:fpga:xilinx:fmc:ad9250_ebz:src_files.png?200|no-OS driver Source Files}} {{:resources:fpga:xilinx:fmc:ad9250_ebz:src_files.png?200|no-OS driver Source Files}}
-  * Open the Xilinx SDK. When the SDK starts it asks for a to provide a folder where to store the workspace. Any folder can be provided.+  * Open the Xilinx SDK. When the SDK starts it asks you to provide a folder where to store the workspace. Any folder can be provided.
   * In the SDK select the //**File->Import**// menu option to import the software projects into the workspace.   * In the SDK select the //**File->Import**// menu option to import the software projects into the workspace.
 {{:resources:fpga:xilinx:fmc:ad9250_ebz:file_import.png?200|Import Projects}} {{:resources:fpga:xilinx:fmc:ad9250_ebz:file_import.png?200|Import Projects}}
Line 184: Line 189:
   * In the //Import Projects// window select the //**SDK_Workspace**// folder as root directory. After the root directory is chosen the projects that reside in that directory will appear in the //Projects// list. Press //Finish// to finalize the import process.   * In the //Import Projects// window select the //**SDK_Workspace**// folder as root directory. After the root directory is chosen the projects that reside in that directory will appear in the //Projects// list. Press //Finish// to finalize the import process.
 {{:resources:fpga:xilinx:fmc:ad9250_ebz:projects_import.png?200|Projects Import}}  {{:resources:fpga:xilinx:fmc:ad9250_ebz:projects_import.png?200|Projects Import}} 
-  * The //Project Explorer// window now shows the projects that exist in the workspace and the files for each project. The SDK should automatically build the projects and the //Console// window will display the the result of the build. If the build is not done automatically select the //**Project->Build Automatically**// menu option.+  * The //Project Explorer// window now shows the projects that exist in the workspace and the files for each project. The SDK should automatically build the projects and the //Console// window will display the result of the build. If the build is not done automatically select the //**Project->Build Automatically**// menu option.
 {{:resources:fpga:xilinx:fmc:ad9250_ebz:project_explorer.png?200|Project Explorer}} {{:resources:fpga:xilinx:fmc:ad9250_ebz:project_explorer.png?200|Project Explorer}}
   * At this point the software project setup is complete, the FPGA can be programmed and the software can be downloaded into the system.   * At this point the software project setup is complete, the FPGA can be programmed and the software can be downloaded into the system.
Line 195: Line 200:
 \\ \\
 <WRAP round important 80%> <WRAP round important 80%>
-Only Xilinx coregen xco files are provided with the HDL Reference Design. You must regenerate the IP core files using this file. See [[http://wiki.analog.com/resources/eval/user-guides/ad-fmcomms1-ebz/reference_hdl|generating Xilinx netlist/verilog files from xco files]] for details.\\+Only Xilinx coregen xco files are provided with the HDL Reference Design. You must regenerate the IP core files using this file. See [[/resources/eval/user-guides/ad-fmcomms1-ebz/reference_hdl|generating Xilinx netlist/verilog files from xco files]] for details.\\
 \\ \\
 The software project contains 2 components: the AD9250-EBZ reference design files and the AD9250 driver. All the components have to be downloaded from the links below. The software project contains 2 components: the AD9250-EBZ reference design files and the AD9250 driver. All the components have to be downloaded from the links below.
Line 202: Line 207:
 **HDL Reference Designs:** **HDL Reference Designs:**
 <WRAP round download 80%> <WRAP round download 80%>
-  * **KC705 ** {{:resources:fpga:xilinx:interposer:cf_ad9250_ebz_edk_14_4_2013_03_15.tar.gz}} +  * **KC705 ** {{:resources:fpga:xilinx:interposer:cf_ad9250_ebz_edk_14_4_2013_04_04.tar.gz}} 
-  * **VC707 ** {{:resources:fpga:xilinx:interposer:cf_ad9250_ebz_vc707_edk_14_4_2013_03_15.tar.gz}} +  * **VC707 ** {{:resources:fpga:xilinx:interposer:cf_ad9250_ebz_vc707_edk_14_4_2013_04_04.tar.gz}} 
-  * **ZC706 ** {{:resources:fpga:xilinx:interposer:cf_ad9250_ebz_zc706_edk_14_4_2013_03_15.tar.gz}}+  * **ZC706 ** {{:resources:fpga:xilinx:interposer:cf_ad9250_ebz_zc706_edk_14_4_2013_04_04.tar.gz}}
 </WRAP> </WRAP>
  
Line 210: Line 215:
 <WRAP round download 80%> <WRAP round download 80%>
 \\ \\
-  * **AD9250 Driver:                   ** https://github.com/analogdevicesinc/no-OS/tree/master/drivers/AD9250+  * **AD9250 Driver:                   ** https://github.com/analogdevicesinc/no-OS/tree/master/drivers/adc/ad9250
   * **AD9250-EBZ Reference Design:     ** https://github.com/analogdevicesinc/no-OS/tree/master/AD9250-EBZ    * **AD9250-EBZ Reference Design:     ** https://github.com/analogdevicesinc/no-OS/tree/master/AD9250-EBZ 
 +\\
 </WRAP> </WRAP>
  
Line 219: Line 225:
   * {{:resources:fpga:xilinx:fmc:ad9250_ebz:ad9250_schematic_02_12008.pdf|Rev C Schematics for the card}}   * {{:resources:fpga:xilinx:fmc:ad9250_ebz:ad9250_schematic_02_12008.pdf|Rev C Schematics for the card}}
   * {{:resources:fpga:xilinx:fmc:ad9250_ebz:ad9250_gerber_20_012008b.zip|AD9250-250EBZ Gerber/Layout Fabrication Files}}   * {{:resources:fpga:xilinx:fmc:ad9250_ebz:ad9250_gerber_20_012008b.zip|AD9250-250EBZ Gerber/Layout Fabrication Files}}
 +\\
 </WRAP> </WRAP>
  
 <WRAP round help 80%> <WRAP round help 80%>
 \\ \\
-  * Questions? [[http://ez.analog.com/post!input.jspa?containerType=14&container=2061|Ask Help & Support]].+  * Questions? [[ez> | Ask Help & Support]]. 
 +\\
 </WRAP> </WRAP>
  
Line 248: Line 256:
 <WRAP round help 80%> <WRAP round help 80%>
 \\ \\
- +  * [[http://www.vita.com/fmc|VITA's FMC info]]
-  * [[http://www.vita.com/fmc.html|VITA's FMC info]]+
   * [[ez>community/fpga|Ask questions about the FPGA reference design]]   * [[ez>community/fpga|Ask questions about the FPGA reference design]]
 +\\
 </WRAP> </WRAP>
- 
resources/fpga/xilinx/interposer/ad9250.1363370156.txt.gz · Last modified: 15 Mar 2013 18:55 by rejeesh kutty

Page Tools