Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Next revision
Previous revision
resources:fpga:xilinx:interposer:ad7983 [16 Feb 2012 15:32]
Andrei Cozma created
resources:fpga:xilinx:interposer:ad7983 [14 Jan 2021 06:09] (current)
Robin Getz use xilinx> interwiki links
Line 16: Line 16:
 {{ :​resources:​fpga:​xilinx:​interposer:​ad7983.jpg?​400 }} {{ :​resources:​fpga:​xilinx:​interposer:​ad7983.jpg?​400 }}
  
-For component evaluation and performance purposes, as opposed to quick prototyping,​ the user is directed to Analog Devices [[/​resources/​eval/​sdp|System Demonstration Platform]] (**SDP**). The **SDP** consists of a: +{{page>common_sdp}}
-  * a controller board, like the **[[resources/​eval/​sdp/​sdp-b|EVAL-SDP-CB1Z]] (SDP-B)** +
-  * a compatible Analog Devices SDP [[adi>sdp#​exallist|product evaluation board]] +
-  * corresponding PC software +
-The EVAL-SDP-CB1Z controller board is part of Analog Devices SDP providing USB 2.0 high-speed connectivity to a PC computer running specific component evaluation software. ​ Each SDP evaluation daughter board includes the necessary installation files needed for this performance testing. It's expected that the analog performance on the two platforms may differ.+
  
-Below is presented a picture of **SDP-B** Controller Board with the **EVAL-AD7980SDZ** Evaluation Board.+Below is presented a picture of **SDP-B** Controller Board with the **EVAL-AD7983SDZ** Evaluation Board.
  
 {{ :​resources:​fpga:​xilinx:​interposer:​ad7980_sdp.jpg?​400 }} {{ :​resources:​fpga:​xilinx:​interposer:​ad7980_sdp.jpg?​400 }}
Line 28: Line 24:
 The [[adi>​AD7983]] is a 16-bit, successive approximation,​ analog-to-digital converter (ADC) that operates from a single power supply, VDD. It contains a low power, high speed, 16-bit sampling ADC and a versatile serial interface port. On the CNV rising edge, it samples an analog input IN+ between 0 V to REF with respect to a ground sense IN−. The reference voltage, REF, is applied externally and can be set independent of the supply voltage, VDD. Its power scales linearly with throughput. The [[adi>​AD7983]] is a 16-bit, successive approximation,​ analog-to-digital converter (ADC) that operates from a single power supply, VDD. It contains a low power, high speed, 16-bit sampling ADC and a versatile serial interface port. On the CNV rising edge, it samples an analog input IN+ between 0 V to REF with respect to a ground sense IN−. The reference voltage, REF, is applied externally and can be set independent of the supply voltage, VDD. Its power scales linearly with throughput.
  
-The EVAL-AD7983SDZ evaluation board is a member of a growing number of boards available for the SDP. It was designed to help customers evaluate performance or quickly prototype new AD7983 circuits and reduce design time. When using this evaluation board with the SDP board or BeMicro SDK board, apply +7.5V as +Vs, a voltage between -2V and -5V as -Vs and +2.5V as VDD.+The EVAL-AD7983SDZ evaluation board is a member of a growing number of boards available for the SDP. It was designed to help customers evaluate performance or quickly prototype new AD7983 circuits and reduce design time. When using this evaluation board with the SDP board or Xilinx KC705 board, apply +7.5V as +Vs, a voltage between -2V and -5V as -Vs and +2.5V as VDD.
  
 ===== More information ===== ===== More information =====
   * [[adi>​AD7983|AD7983 Product Info]] - pricing, samples, datasheet   * [[adi>​AD7983|AD7983 Product Info]] - pricing, samples, datasheet
   * {{:​resources:​fpga:​altera:​bemicro:​user_guide_eval_10lead_pulsar.pdf|EVAL-AD7980SDZ evaluation board user guide}}   * {{:​resources:​fpga:​altera:​bemicro:​user_guide_eval_10lead_pulsar.pdf|EVAL-AD7980SDZ evaluation board user guide}}
-  * [[http://www.xilinx.com/products/​boards-and-kits/​EK-K7-KC705-G.htm | Xilinx KC705 FPGA board]]+  * [[xilinx>products/​boards-and-kits/​EK-K7-KC705-G.htm | Xilinx KC705 FPGA board]]
  
 ====== Getting Started ====== ====== Getting Started ======
Line 41: Line 37:
 ===== Required Hardware ===== ===== Required Hardware =====
  
-  * [[http://www.xilinx.com/products/​boards-and-kits/​EK-K7-KC705-G.htm | Xilinx KC705 FPGA board]]+  * [[xilinx>products/​boards-and-kits/​EK-K7-KC705-G.htm | Xilinx KC705 FPGA board]]
   * FMC-SDP adapter board   * FMC-SDP adapter board
   * **EVAL-AD7983SDZ** evaluation board   * **EVAL-AD7983SDZ** evaluation board
Line 52: Line 48:
 ===== Downloads ===== ===== Downloads =====
  
-  * {{:​resources:​fpga:​xilinx:​interposer:​ad7980_evalboard.zip|Reference Design Files}}+  * {{:​resources:​fpga:​xilinx:​interposer:​ad7983_evalboard.zip|Reference Design Files}}
  
 The following table presents a short description the reference design archive contents. The following table presents a short description the reference design archive contents.
Line 67: Line 63:
 ===== Hardware Setup ===== ===== Hardware Setup =====
  
-<note important>​Before connecting the ADI evaluation board to the Xilinx KC705 make sure that the VADJ_FPGA voltage of the KC705 is set to 3.3V. For more details on how to change the setting for VADJ_FPGA visit the Xilinx KC705 product page.</note>+<WRAP important>​Before connecting the ADI evaluation board to the Xilinx KC705 make sure that the VADJ_FPGA voltage of the KC705 is set to 3.3V. For more details on how to change the setting for VADJ_FPGA visit the Xilinx KC705 product page.</WRAP>
  
   * Use the FMC-SDP interposer to connect the ADI evaluation board to the Xilinx KC705 board on the FMC LPC connector.   * Use the FMC-SDP interposer to connect the ADI evaluation board to the Xilinx KC705 board on the FMC LPC connector.
Line 77: Line 73:
   * Start a UART terminal and set the baud rate to 115200 bps.   * Start a UART terminal and set the baud rate to 115200 bps.
  
-At this point everything is set up and it is possible to start the evaluation of the ADI hardware. To capture data from the ADC run the //​data_capture.bat//​ script located in the //​DataCapture//​ folder from the reference design .zip file. Every time the script is run a new batch of 8192 samples are read from the ADC and saved into the //​Acquisition.csv//​ file located in the same folder as the data capture script. On the UART terminal messages will be displayed to show the status of the program running on the FPGA as shown in the picture below.+At this point everything is set up and it is possible to start the evaluation of the ADI hardware. To capture data from the ADC run the //​data_capture.bat//​ script located in the //​DataCapture//​ folder from the reference design .zip file. Every time the script is run a new batch of 8192 samples are read from the ADC at the ADC's maximum sampling rate and saved into the //​Acquisition.csv//​ file located in the same folder as the data capture script. On the UART terminal messages will be displayed to show the status of the program running on the FPGA as shown in the picture below.
  
 {{ :​resources:​fpga:​xilinx:​interposer:​teraterm_adc.png?​400 }} {{ :​resources:​fpga:​xilinx:​interposer:​teraterm_adc.png?​400 }}
  
-<note tip>The first time the data capture script is run it is possible that an error will occur while the script is trying to connect to the system. Just run the script again and the error shouldn'​t appear anymore.</​note>+<WRAP tip>The first time the data capture script is run it is possible that an error will occur while the script is trying to connect to the system. Just run the script again and the error shouldn'​t appear anymore.</​WRAP>
  
 ====== More information ====== ====== More information ======
-  * [[ez>community/​fpga|ask questions about the FPGA reference design]] +{{page>ez_common}}
resources/fpga/xilinx/interposer/ad7983.1329402745.txt.gz · Last modified: 16 Feb 2012 15:32 by Andrei Cozma