This shows you the differences between two versions of the page.
Previous revisionNext revision | |||
— | resources:fpga:xilinx:interposer:ad7688 [28 Sep 2012 10:38] – Added common section for describing the evaluation setup and System Demonstration Platform Adrian Costina | ||
---|---|---|---|
Line 1: | Line 1: | ||
+ | ====== AD7688 FMC-SDP Interposer & Evaluation Board / Xilinx KC705 Reference Design ====== | ||
+ | |||
+ | ===== Supported Devices ===== | ||
+ | |||
+ | * [[adi> | ||
+ | |||
+ | ===== Evaluation Boards ===== | ||
+ | |||
+ | * [[adi> | ||
+ | |||
+ | ====== Overview ====== | ||
+ | |||
+ | This document presents the steps to setup an environment for using the **[[adi> | ||
+ | |||
+ | {{ : | ||
+ | |||
+ | {{page> | ||
+ | |||
+ | Below is presented a picture of **SDP-B** Controller Board with the **EVAL-AD7688SDZ** Evaluation Board. | ||
+ | |||
+ | {{ : | ||
+ | |||
+ | The [[adi> | ||
+ | Its power scales linearly with throughput. | ||
+ | |||
+ | The EVAL-AD7688SDZ evaluation board is a member of a growing number of boards available for the SDP. It was designed to help customers evaluate performance or quickly prototype new AD7688 circuits and reduce design time. When using this evaluation board with the SDP board or Xilinx KC705 board, apply +7.5V as +Vs, a voltage between -2V and -5V as -Vs and +5V as VDD. | ||
+ | |||
+ | ===== More information ===== | ||
+ | * [[adi> | ||
+ | * {{: | ||
+ | * [[http:// | ||
+ | |||
+ | ====== Getting Started ====== | ||
+ | |||
+ | The first objective is to ensure that you have all of the items needed and to install the software tools so that you are ready to create and run the evaluation project. | ||
+ | |||
+ | ===== Required Hardware ===== | ||
+ | |||
+ | * [[http:// | ||
+ | * FMC-SDP adapter board | ||
+ | * **EVAL-AD7688SDZ** evaluation board | ||
+ | |||
+ | ===== Required Software ===== | ||
+ | |||
+ | * Xilinx ISE 13.2 | ||
+ | * A UART terminal (ex. TeraTerm / Hyperterminal). | ||
+ | |||
+ | ===== Downloads ===== | ||
+ | |||
+ | * {{: | ||
+ | |||
+ | The following table presents a short description the reference design archive contents. | ||
+ | |||
+ | ^ **Folder** ^ **Description** ^ | ||
+ | | Bit | Contains the KC705 configuration file that can be used to program the system for quick evaluation. | | ||
+ | | DataCapture | Contains the script used to read data from the ADC and save it into a file on the PC. | | ||
+ | | Hdl | Contains the HDL driver for the AD7688 ADC. | | ||
+ | | Microblaze | Contains the EDK 13.2 project for the Microblaze softcore that will be implemented in the KC705 FPGA. | | ||
+ | | Software | Contains the source files of the software project that will be run by the Microblaze processor.| | ||
+ | |||
+ | ====== Run the Demonstration Project ====== | ||
+ | |||
+ | ===== Hardware Setup ===== | ||
+ | |||
+ | <note important> | ||
+ | |||
+ | * Use the FMC-SDP interposer to connect the ADI evaluation board to the Xilinx KC705 board on the FMC LPC connector. | ||
+ | * Connect the JTAG and UART cables to the KC705 and power up the FPGA board. | ||
+ | * Start IMPACT, and double click “// | ||
+ | {{ : | ||
+ | * Program the KC705 FPGA using the "// | ||
+ | * Power the ADI evaluation board. | ||
+ | * Start a UART terminal and set the baud rate to 115200 bps. | ||
+ | |||
+ | At this point everything is set up and it is possible to start the evaluation of the ADI hardware. To capture data from the ADC run the // | ||
+ | |||
+ | {{ : | ||
+ | |||
+ | <note tip>The first time the data capture script is run it is possible that an error will occur while the script is trying to connect to the system. Just run the script again and the error shouldn' | ||
+ | |||
+ | ====== More information ====== | ||
+ | {{page> |