Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
resources:fpga:xilinx:interposer:ad5570 [13 Sep 2013 10:44]
CsomI [Reference Project Overview]
resources:fpga:xilinx:interposer:ad5570 [02 Oct 2013 11:11] (current)
LucianS remove reference_design_files.zip, changed driver and commands, remove quick start evaluation
Line 24: Line 24:
 The [[adi>​AD5570]] is a single 16-bit serial input, voltage output DAC that operates from supply voltages of ±11.4 V up to ±16.5 V. Integral linearity (INL) and differential nonlinearity (DNL) are accurate to 1 LSB. During power-up, when the supply voltages are changing, VOUT is clamped to 0 V via a low impedance path. The [[adi>​AD5570]] is a single 16-bit serial input, voltage output DAC that operates from supply voltages of ±11.4 V up to ±16.5 V. Integral linearity (INL) and differential nonlinearity (DNL) are accurate to 1 LSB. During power-up, when the supply voltages are changing, VOUT is clamped to 0 V via a low impedance path.
  
-The **EVAL-AD5570** evaluation board is designed to help customers quickly prototype new AD5570 circuits and reduce design time. The board requires +6 V supply+The **EVAL-AD5570** evaluation board is designed to help customers quickly prototype new AD5570 circuits and reduce design time.
  
 ===== More information ===== ===== More information =====
Line 43: Line 43:
 ===== Required Software ===== ===== Required Software =====
  
-  * Xilinx ISE 14.6 (Programmer (IMPACT) is sufficient for the demo and is available on Webpack).+  * Xilinx ISE 14.6
   * UART Terminal (Termite/​Tera Term/​Hyperterminal),​ baud rate 115200.   * UART Terminal (Termite/​Tera Term/​Hyperterminal),​ baud rate 115200.
   * The EVAL-AD5570 reference project for Xilinx KC705 FPGA   * The EVAL-AD5570 reference project for Xilinx KC705 FPGA
Line 50: Line 50:
 <WRAP round download 80%> <WRAP round download 80%>
 \\ \\
-  * {{:​resources:​fpga:​xilinx:​interposer:​cf_ad5570_kc705.zip|Reference Design Files}} 
   * **AD5570 Driver:** https://​github.com/​analogdevicesinc/​no-OS/​tree/​master/​device_drivers/​AD5570   * **AD5570 Driver:** https://​github.com/​analogdevicesinc/​no-OS/​tree/​master/​device_drivers/​AD5570
   * **AD5570 Commands:** https://​github.com/​analogdevicesinc/​no-OS/​tree/​master/​device_commands/​AD5570   * **AD5570 Commands:** https://​github.com/​analogdevicesinc/​no-OS/​tree/​master/​device_commands/​AD5570
Line 69: Line 68:
 <WRAP round important 80%> <WRAP round important 80%>
 \\ \\
-To power on the EVAL-AD5570 evaluation board, you need to provide external +12V VDD and -12V VSS supply voltage ​used to power the output amplifier (for more information see: [[adi>/​static/​imported-files/​user_guides/​UG-384.pdf|EVAL-AD55709SDZ ​evaluation board user guide]]) ​and a +5V supply used to power the DAC and transceivers.+To power on the EVAL-AD5570 evaluation board, you need to provide external +12V VDD and -12V VSS supply voltage to J5 connector on the board. For more information see: [[adi>/​static/​imported-files/​user_guides/​UG-384.pdf|EVAL-AD5570SDZ ​evaluation board user guide]]).
 </​WRAP>​ </​WRAP>​
- 
-===== Quick start evaluation ===== 
-For a quick start evaluation, run the **download.bat** script located in the **SDK/​SDK_Workspace/​bin** folder provided within the Reference Design Files. ​ This script uses XMD to program the FPGA with the HDL Reference Design and download the Software Reference Design into the DDR. 
- 
-<WRAP round info 80%> 
-\\ 
-The **download.bat** script assumes that the Xilinx ISE Design Suite 14.6 is installed at this path: **C:/​Xilinx/​14.6**. If the installation path on your computer is different, please modify the script accordingly. 
-</​WRAP>​ 
- 
-If programming was successful, you should be seeing the command messages appear on the terminal. 
  
 ===== Reference Project Overview ===== ===== Reference Project Overview =====
resources/fpga/xilinx/interposer/ad5570.txt · Last modified: 02 Oct 2013 11:11 by LucianS