Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Last revisionBoth sides next revision
resources:fpga:xilinx:interposer:ad5553 [16 Nov 2012 16:33] – [Evaluation Boards] fixup eval board link Lars-Peter Clausenresources:fpga:xilinx:interposer:ad5553 [02 Oct 2013 17:01] – [Reference Project Overview] Lucian Sin
Line 12: Line 12:
 ====== Overview ====== ====== Overview ======
  
-This document presents the steps to setup an environment for using the **[[adi>AD5553|EVAL-AD5543SDZ]]** evaluation board together with the Xilinx KC705 FPGA boardthe Xilinx Embedded Development Kit (EDK) and the [[http://micrium.com/page/products/tools/probe|Micrium µC-Probe]] run-time monitoring tool. Below is presented a picture of the EVAL-AD5543SDZ Evaluation Board with the Xilinx KC705 board.+This document presents the steps to setup an environment for using the **[[adi>AD5553|EVAL-AD5543SDZ]]** evaluation board together with the Xilinx KC705 FPGA board and the Xilinx Embedded Development Kit (EDK). Below is presented a picture of the EVAL-AD5543SDZ Evaluation Board with the Xilinx KC705 board.
  
 {{ :resources:fpga:xilinx:interposer:img_ad5553.jpg }} {{ :resources:fpga:xilinx:interposer:img_ad5553.jpg }}
Line 30: Line 30:
   * [[adi>/static/imported-files/user_guides/UG-215.pdf|EVAL-AD5543SDZ evaluation board user guide]]   * [[adi>/static/imported-files/user_guides/UG-215.pdf|EVAL-AD5543SDZ evaluation board user guide]]
   * [[http://www.xilinx.com/products/boards-and-kits/EK-K7-KC705-G.htm | Xilinx KC705 FPGA board]]   * [[http://www.xilinx.com/products/boards-and-kits/EK-K7-KC705-G.htm | Xilinx KC705 FPGA board]]
-  * [[http://micrium.com/page/products/tools/probe|Micrium uC-Probe]] 
  
 ====== Getting Started ====== ====== Getting Started ======
Line 44: Line 43:
 ===== Required Software ===== ===== Required Software =====
  
-  * Xilinx ISE 13.4 (Programmer (IMPACT) is sufficient for the demo and is available on Webpack)+  * Xilinx ISE 14.6
-  * [[http://micrium.com/page/products/tools/probe|uC-Probe]] run-time monitoring tool+  * UART Terminal (Termite/Tera Term/Hyperterminal), baud rate 115200. 
 +  * The EVAL-AD5553 reference project for Xilinx KC705 FPGA.
  
 ===== Downloads ===== ===== Downloads =====
 +<WRAP round download 80%>
 +\\
 +  * **AD5553 Driver:** https://github.com/analogdevicesinc/no-OS/tree/master/device_drivers/AD5446
 +  * **AD5553 Commands:** https://github.com/analogdevicesinc/no-OS/tree/master/device_commands/AD5446
 +  * **Xilinx Boards Common Drivers:** https://github.com/analogdevicesinc/no-OS/tree/master/platform_drivers/Xilinx/SDP_Common
 +  * **EDK KC705 Reference project:** https://github.com/analogdevicesinc/fpgahdl_xilinx/tree/master/cf_sdp_kc705
 +\\
 +</WRAP>
  
-  * {{:resources:fpga:xilinx:interposer:ad5553_evalboard.zip|Reference Design Files}} 
  
-The following table presents a short description the reference design archive contents.+===== Hardware setup =====
  
-^ **Folder** ^ **Description** ^ +<WRAP round important 80%> 
-| Bit | Contains the KC705 configuration file that can be used to program the system for quick evaluation. | +\\ 
-| Microblaze | Contains the EDK 13.4 project for the Microblaze softcore that will be implemented in the KC705 FPGA. | +Before connecting the ADI evaluation board to the Xilinx KC705 make sure that the VADJ_FPGA voltage of the KC705 is set to 3.3VFor more details on how to change the setting for VADJ_FPGA visit the Xilinx KC705 product page. 
-| Software | Contains the source files of the software project that will be run by the Microblaze processor.+</WRAP>
-| uCProbeInterface | Contains the uCProbe interface and the .elf symbols file used by uC-Probe to access data from the Microblaze memory|+
  
-====== Run the Demonstration Project ======+  * Use the FMC-SDP interposer to connect the ADI evaluation board to the Xilinx KC705 board on the FMC LPC connector. 
 +  * Connect the JTAG and UART cables to the KC705 and power up the FPGA board.
  
-{{page>ucprobe_common}}+<WRAP round important 80%> 
 +\\ 
 +To power on the EVAL-AD5543 evaluation board, you need to provide +10V VDD, -10V VSS and +5V DVDD to J1 connector on the board. 
 +</WRAP>
  
-===== Demonstration Project User Interface =====+===== Reference Project Overview ===== 
 +The following commands were implemented in this version of EVAL-AD5553 reference project for Xilinx KC705 FPGA board. 
 +^ Command ^ Description ^ 
 +| **help?** | Displays all available commands. | 
 +| **register=** | Writes to the DAC register. Accepted values:\\ 0 .. 16383 -  the value written to the DAC. | 
 +| **register?** | Displays last written value in the DAC register. | 
 +| **voltage=** | Sets the DAC output voltage. Accepted values:\\ -5000 .. 0 - desired output voltage in milivolts. | 
 +| **voltage?** | Displays last written voltage value to the DAC. |
  
-The following figure presents the **uC-Probe** interface that can be used for monitoring and controlling the operation of the **EVAL-AD5543SDZ** evaluation board.+Commands can be executed using a serial terminal connected to the UART peripheral of Xilinx KC705 FPGA.
  
-{{ :resources:fpga:altera:bemicro:ad5553interface.png?600 }}+The following image shows a generic list of commands in a serial terminal connected to Xilinx KC705 FPGA's UART peripheral. 
 +{{ :resources:fpga:xilinx:interposer:Terminal_KC705.jpg? }}
  
-The communication with the board is activated / deactivated by toggling the **//ON/OFF//** switch. The **//Activity//** LED turns green when the communication is active. If the **//ON/OFF//** switch is set to ON and the **//Activity//** LED is **//BLACK//** it means that there is a communication problem with the board. See the **Troubleshooting** section for indications on how to fix the communication problems. +===== Software Project Setup ===== 
- +{{page>import_workspace}}
-The **//DAC Value//** slider is used to set the value to be loaded into the DAC register. The selected value is displayed in the numeric box next to the slider. While the communication with the board is activated the value will be sent to the DAC via SPI continuously. +
- +
-The **//Output Voltage//** numeric box will display the corresponding output voltage for the selected DAC value that can be measured on the VOUT connector. +
- +
-===== Troubleshooting ===== +
- +
-In case there is a communication problem with the board the follwing actions can be perfomed in order to try to fix the issues: +
-  * Check that the evaluation board is powered as instructed in the board's user guide. +
-  * In uC-Probe refresh the symbols file by right-clicking on the **//System Browser//** window and selecting **//Refresh Symbols//**. +
-  * If the communication problem persists even after performing the previous steps, restart the uC-Probe application and try to run the interface again.+
  
 ====== More information ====== ====== More information ======
   * [[resources:tools-software:linux-drivers:iio-dac:ad5446|AD5553 IIO DAC Linux Driver]]   * [[resources:tools-software:linux-drivers:iio-dac:ad5446|AD5553 IIO DAC Linux Driver]]
 {{page>ez_common}} {{page>ez_common}}
resources/fpga/xilinx/interposer/ad5553.txt · Last modified: 09 Jan 2021 00:48 by Robin Getz