This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
resources:fpga:xilinx:interposer:ad5541a [01 Oct 2013 14:20] – [Hardware setup] Lucian Sin | resources:fpga:xilinx:interposer:ad5541a [09 Jan 2021 00:48] (current) – user interwiki links Robin Getz | ||
---|---|---|---|
Line 29: | Line 29: | ||
* [[adi> | * [[adi> | ||
* {{resources: | * {{resources: | ||
- | * [[http://www.xilinx.com/products/ | + | * [[xilinx>products/ |
====== Getting Started ====== | ====== Getting Started ====== | ||
Line 37: | Line 37: | ||
===== Required Hardware ===== | ===== Required Hardware ===== | ||
- | * [[http://www.xilinx.com/products/ | + | * [[xilinx>products/ |
* FMC-SDP adapter board | * FMC-SDP adapter board | ||
* **EVAL-AD5541ASDZ** evaluation board | * **EVAL-AD5541ASDZ** evaluation board | ||
Line 82: | Line 82: | ||
| **ldacPin=** | Sets the output value of LDAC pin. Accepted values:\\ 0 - sets LDAC pin low.(default)\\ 1 - sets LDAC pin high. | | | **ldacPin=** | Sets the output value of LDAC pin. Accepted values:\\ 0 - sets LDAC pin low.(default)\\ 1 - sets LDAC pin high. | | ||
| **ldacPin? | | **ldacPin? | ||
- | | **clrPin=** | Sets the output value of CLR pin. Accepted values:\\ 0 - sets CLR pin low.\\ 1 - sets CLR pin high.(default) | | ||
- | | **clrPin?** | Displays the value of CLR pin. | | ||
- | |||
- | |||
Commands can be executed using a serial terminal connected to the UART peripheral of Xilinx KC705 FPGA. | Commands can be executed using a serial terminal connected to the UART peripheral of Xilinx KC705 FPGA. |