Wiki

Analog Devices Wiki

English
English
简体中文
简体中文
日本語
日本語
Руccкий
Руccкий

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
resources:fpga:xilinx:fmc:fmc-imageon [07 Nov 2016 10:28] – [Supported Carriers] change carriers links Lucian Sinresources:fpga:xilinx:fmc:fmc-imageon [20 Dec 2023 12:02] (current) – Add obsolesce notice Stefan-Robert Raus
Line 1: Line 1:
 ====== FMC-IMAGEON Xilinx Reference Design ====== ====== FMC-IMAGEON Xilinx Reference Design ======
    
 +<note warning>**NOTE:**\\
 +Support for the fmc-imageon is discontinued starting with 2022_r2 Kuiper Linux release and it will not be supported in future releases. Last Kuiper Linux release that contains pre-build files is 2021_r2. Check this [[:resources:tools-software:linux-software:adi-kuiper_images:release_notes|link]] to see all Kuiper releases.
 +</note>
 +
 ===== Introduction ===== ===== Introduction =====
  
-The [[http://www.em.avnet.com/en-us/design/drc/Pages/HDMI-Input-Output-FMC-module.aspx|FMC-IMAGEON]] is a HDMI input/output FMC card that provides high definition video interface for Xilinx FPGAs. The HDMI input interface is implemented with the [[adi>ADV7611|ADV7611]], a 165MHz, 24bit pixel output, HDCP capable HDMI 1.4a receiver. The HDMI output interface is implemented with the [[adi>ADV7511]], a 225MHz, 36bit deep color, HDMI 1.4 transmitter. This reference design provides the video and audio interface between the FPGA and ADV7511/ADV7611 on board. The video uses a 16bit 422 YCbCr interface and the audio uses a single bit SPDIF interface in both directions.+The [[https://products.avnet.com/shop/en/ema/kits-and-tools/development-kits/aes-fmc-imageon-v2000c-g-3074457345623596557/|FMC-IMAGEON]] is a HDMI input/output FMC card that provides high definition video interface for Xilinx FPGAs. The HDMI input interface is implemented with the [[adi>ADV7611|ADV7611]], a 165MHz, 24bit pixel output, HDCP capable HDMI 1.4a receiver. The HDMI output interface is implemented with the [[adi>ADV7511]], a 225MHz, 36bit deep color, HDMI 1.4 transmitter. This reference design provides the video and audio interface between the FPGA and ADV7511/ADV7611 on board. The video uses a 16bit 422 YCbCr interface and the audio uses a single bit SPDIF interface in both directions.
  
 ===== Supported Devices ===== ===== Supported Devices =====
  
-  * [[http://www.em.avnet.com/en-us/design/drc/Pages/HDMI-Input-Output-FMC-module.aspx|FMC-IMAGEON ]]+  * [[https://products.avnet.com/shop/en/ema/kits-and-tools/development-kits/aes-fmc-imageon-v2000c-g-3074457345623596557/|FMC-IMAGEON ]]
  
 ===== Supported Carriers ===== ===== Supported Carriers =====
  
-  * [[xilinx>ZC706]]  
   * [[http://zedboard.org/product/zedboard|ZedBoard]]    * [[http://zedboard.org/product/zedboard|ZedBoard]] 
- 
  
  
Line 23: Line 25:
 ==== Required Software ==== ==== Required Software ====
  
-  * We're upgrade the Xilinx tools on every release. The supported version number can be found in our [[https://github.com/analogdevicesinc/hdl/tree/master | git repository ]]. +  * We upgrade the Xilinx tools on every release. The supported version number can be found in our [[https://github.com/analogdevicesinc/hdl/tree/master | git repository ]]. 
   * A UART terminal (Tera Term/Hyperterminal), Baud rate 57600.   * A UART terminal (Tera Term/Hyperterminal), Baud rate 57600.
- 
- 
- 
- 
  
 ===== Using the reference design ===== ===== Using the reference design =====
Line 34: Line 32:
 ==== Functional description ==== ==== Functional description ====
  
-|{{.:cf_adv7x11_bd.jpg?200|Block Diagram}} |+=== Xilinx block diagram === 
 +{{resources:fpga:xilinx:fmc:fmc-imageon:imageon_Xilinx.svg?800|HDL Block Diagram}}
  
-The reference design consists of two independent pcore modules.+=== FMC-IMAGEON block diagram === 
 +{{resources:fpga:xilinx:fmc:fmc-imageon:imageon_fmc_1.svg?600|HDL Block Diagram}}
  
-The video part consists of a Xilinx VDMA interface and the ADV7511/ADV7611 video interface. The video interface consists of a 16bit YCbCr 422 with embedded synchorinzation signals.+The reference design consists of two independent IP modules.
  
-==== Video Transmit (VDMA to HDMI) ====+The video part consists of an AXI DMAC interface and the ADV7511/ADV7611 video interface. The video interface consists of a 16bit YCbCr 422 with embedded synchronization signals.
  
-In the transmit direction, the VDMA streams frame data to this core. The internal buffers of this pcore are small (1k) and do NOT buffer any frames as such. Additional resources may cause loss of synchronization due to DDR bandwidth requirements. The video core is capable of supporting any formats through a set of parameter registers (given below). The pixel clock is generated internal to the device and must be configured for the correct pixel frequency. It also allows a programmable color pattern for debug purposes. A zero to one transition on the enable bits trigger the corresponding action for HDMI enable and color pattern enable.+==== Video Transmit (DMA to HDMI) ==== 
 + 
 +In the transmit direction, the DMA streams frame data to this core. The internal buffers of this IP are small (1k) and do NOT buffer any frames as such. Additional resources may cause loss of synchronization due to DDR bandwidth requirements. The video core is capable of supporting any formats through a set of parameter registers (given below). The pixel clock is generated internal to the device and must be configured for the correct pixel frequency. It also allows a programmable color pattern for debug purposes. A zero to one transition on the enable bits trigger the corresponding action for HDMI enable and color pattern enable.
  
 The reference design defaults to the 1080p video mode. Users may change the video settings by programming the video size registers. The core requires a corresponding pixel clock to generate the video. This clock must be generated externally. The reference design defaults to the 1080p video mode. Users may change the video settings by programming the video size registers. The core requires a corresponding pixel clock to generate the video. This clock must be generated externally.
Line 52: Line 54:
 A color pattern register provides a quick check of any RGB values on the monitor. If enabled, the register data is used as the pixel data for the entire frame. A color pattern register provides a quick check of any RGB values on the monitor. If enabled, the register data is used as the pixel data for the entire frame.
  
-==== Video Receive (HDMI to VDMA) ====+==== Video Receive (HDMI to DMA) ====
  
-In the receive direction, the HDMI data is first decoded and the synchronization signals are generated. The core then streams video data to VDMA. The internal buffers of this pcore are small (1k) and do NOT buffer any frames as such. Additional resources may cause loss of synchronization due to DDR bandwidth requirements. The video core is capable of supporting any formats through a set of parameter registers (given below). The core runs at the pixel clock from ADV7611.+In the receive direction, the HDMI data is first decoded and the synchronization signals are generated. The core then streams video data to DMA. The internal buffers of this IP are small (1k) and do NOT buffer any frames as such. Additional resources may cause loss of synchronization due to DDR bandwidth requirements. The video core is capable of supporting any formats through a set of parameter registers (given below). The core runs at the pixel clock from ADV7611.
  
-The core decodes the active video size from the received data and compares it against an expected video size. If they do not match, the core will NOT stream data to VDMA to avoid possible lock up conditions in the VDMA core due to byte length mismatches. Also, the reference design performs color space conversion (YCbCr to RGB) and up sampling (422 to 444). If bypassed, the lower 16bits of DDR data is passed to the VDMA interface as it is.+The core decodes the active video size from the received data and compares it against an expected video size. If they do not match, the core will NOT stream data to DMA to avoid possible lock up conditions in the DMA core due to byte length mismatches. Also, the reference design performs color space conversion (YCbCr to RGB) and up sampling (422 to 444). If bypassed, the lower 16bits of DDR data is passed to the DMA interface as it is.
  
 Test pattern generators and monitors are provided at each interface and clock domain boundaries. The default configuration is in loop back mode with the HDMI interface acting as a direct pass through. Test pattern generators and monitors are provided at each interface and clock domain boundaries. The default configuration is in loop back mode with the HDMI interface acting as a direct pass through.
Line 62: Line 64:
 ==== Audio ==== ==== Audio ====
  
-The audio part consists of a Xilinx DMA interface and the ADV7511 spdif audio interface. The audio clock is derived from the bus clock. A programmable register (see below) controls the division factor. The audio data is read from the DDR as two 16bit words for the left and right channels. It is then transmitted on the SPDIF frame. The sample frequency and format may be controlled using the registers below. The reference design defaults to 48KHz.+The audio part consists of an AXI DMAC interface and the ADV7511 spdif audio interface. The audio clock is derived from the bus clock. A programmable register (see below) controls the division factor. The audio data is read from the DDR as two 16bit words for the left and right channels. It is then transmitted on the SPDIF frame. The sample frequency and format may be controlled using the registers below. The reference design defaults to 48KHz.
  
 ==== Registers ==== ==== Registers ====
  
-Please refer to the regmap.txt file inside the pcores.+{{page>:resources:fpga:docs:hdl:regmap##Base (common to all cores)&nofooter&noeditbtn}} 
 + 
 +{{page>:resources:fpga:docs:hdl:regmap## HDMI Transmit (axi_hdmi_tx)&nofooter&noeditbtn}} 
 + 
 +{{page>:resources:fpga:docs:hdl:regmap##HDMI Receive (axi_hdmi_rx) &nofooter&noeditbtn}}
  
 ==== Audio Registers (axi_spdif_tx) ==== ==== Audio Registers (axi_spdif_tx) ====
Line 81: Line 87:
 |      | 0    | 0       | audio             | Data format is non-audio (0x1) or audio (0x0) (RO). | |      | 0    | 0       | audio             | Data format is non-audio (0x1) or audio (0x0) (RO). |
 | 1. For AXI-Lite byte addresses, multiply by 4. ||||| | 1. For AXI-Lite byte addresses, multiply by 4. |||||
- 
    
 ===== Using the ADV7511 Transmitter Library ===== ===== Using the ADV7511 Transmitter Library =====
Line 115: Line 120:
   * In the //Import Projects// window select the //**SDK_Workspace**// folder as root directory. After the root directory is chosen the projects that reside in that directory will appear in the //Projects// list. Press //Finish// to finalize the import process.   * In the //Import Projects// window select the //**SDK_Workspace**// folder as root directory. After the root directory is chosen the projects that reside in that directory will appear in the //Projects// list. Press //Finish// to finalize the import process.
 {{:resources:fpga:xilinx:fmc:fmc-imageon:projects_import.png?300|Projects Import}} {{:resources:fpga:xilinx:fmc:fmc-imageon:projects_import.png?300|Projects Import}}
-  * The //Project Explorer// window now shows the projects that exist in the workspace and the files for each project. The SDK should automatically build the projects and the //Console// window will display the the result of the build. If the build is not done automatically select the //**Project->Build Automatically**// menu option.+  * The //Project Explorer// window now shows the projects that exist in the workspace and the files for each project. The SDK should automatically build the projects and the //Console// window will display the result of the build. If the build is not done automatically select the //**Project->Build Automatically**// menu option.
 {{:resources:fpga:xilinx:fmc:fmc-imageon:project_explorer.png?300|Project Explorer}} {{:resources:fpga:xilinx:fmc:fmc-imageon:project_explorer.png?300|Project Explorer}}
- 
  
 ===== Downloads ===== ===== Downloads =====
Line 123: Line 127:
 **HDL Reference Designs:** **HDL Reference Designs:**
  
-<WRAP round download 80%> +{{page>resources/fpga/docs/hdl/downloads_insert#fmcimageong}}
-  * **ML605: ** {{:resources:fpga:xilinx:fmc:cf_adv7x11_edk_14_4_2013_03_14.tar.gz}} +
-  * **Zed: ** {{:resources:fpga:xilinx:fmc:cf_imageon_zed_edk_14_4_2013_03_14.tar.gz}} +
-  * **ADV7511 Transmitter Library Demo: ** {{:resources:fpga:xilinx:fmc:fmc-imageon:adv7511_transmitter_library_demo.zip}} +
-</WRAP>+
  
 **ADV7511 Transmitter Library Demo Software** **ADV7511 Transmitter Library Demo Software**
 <WRAP round download 80%> <WRAP round download 80%>
 \\ \\
- * **ADV7511 Transmitter Library: ** https://github.com/analogdevicesinc/no-OS/tree/master/ADV7511_Transmitter_Library\\ + * **ADV7511 Transmitter Library: ** https://www.analog.com/media/en/dsp-hardware-software/software-modules/ADV7511_API_Library.exe\\ 
- * **ADV7511 Transmitter Library Demo files: ** https://github.com/analogdevicesinc/no-OS/tree/master/ADV7511_Transmitter_Library_Demo\\+ * **ADV7511 Transmitter Library Demo files: ** https://github.com/analogdevicesinc/no-OS/tree/adv7511_rework/projects/adv7511\\
 </WRAP> </WRAP>
  
-<WRAP round help 80%> +{{page>resources/fpga/docs/hdl/downloads_insert#help_support}}
-\\ +
-  * Questions? [[http://ez.analog.com/post!input.jspa?containerType=14&container=2061|Ask Help & Support]]. +
-</WRAP>+
  
- 
-===== Tar file contents ===== 
- 
-The tar file contains, in most cases, the following files and/or directories. To rebuild the reference design simply double click the XMP file and run the tool. To build SDK, select a workspace and use the C file to build the elf file. Please refer to [[http://www.xilinx.com/support/documentation/dt_edk_edk13-2.htm|Xilinx EDK documentation]] for details. 
- 
-| license.txt | ADI license & copyright information. | 
-| system.mhs  | MHS file. | 
-| system.xmp  | XMP file (use this file to build the reference design). | 
-| data/       | UCF file and/or DDR MIG project files. | 
-| docs/       | Documentation files (Please note that this wiki page is the documentation for the reference design). | 
-| sw/         | Software (Xilinx SDK) & bit file(s). | 
-| cf_lib/edk/pcores/     | Reference design core file(s) (Xilinx EDK). | 
- 
-===== More information ===== 
-<WRAP round help 80%> 
-\\ 
-[[ez>community/fpga|Ask questions about the FPGA reference design]] 
-</WRAP> 
resources/fpga/xilinx/fmc/fmc-imageon.1478510928.txt.gz · Last modified: 07 Nov 2016 10:28 by Lucian Sin

Page Tools