This shows you the differences between two versions of the page.
Previous revisionNext revision | |||
— | resources:fpga:xilinx:fmc:ad-fmcomms1-ebz:downloads [12 Dec 2012 19:17] – [FMComms1 Downloads] rejeesh kutty | ||
---|---|---|---|
Line 1: | Line 1: | ||
+ | ===== FMComms1 Downloads ===== | ||
+ | <WRAP round download 80%> | ||
+ | * {{: | ||
+ | * {{: | ||
+ | * {{: | ||
+ | </ | ||
+ | |||
+ | FPGA Reference Designs on GitHub: | ||
+ | |||
+ | <WRAP round download 80%> | ||
+ | * https:// | ||
+ | * Latest Tag: **ad_fmcomms1_ebz_edk_14_1_2012_12_12** | ||
+ | </ | ||
+ | |||
+ | FPGA Reference Design Tar files: | ||
+ | |||
+ | <WRAP round download 80%> | ||
+ | * {{: | ||
+ | * {{: | ||
+ | * {{: | ||
+ | * {{: | ||
+ | * {{: | ||
+ | </ | ||
+ | |||
+ | The GZip file will not contain Xilinx core generator and IP files. You must obtain these files from Xilinx. | ||
+ | |||
+ | <WRAP round help 80%> | ||
+ | * Questions? [[http:// | ||
+ | </ | ||
+ | |||
+ | ==== Tar file contents ==== | ||
+ | |||
+ | The tar file contains, in most cases, the following files and/or directories. To rebuild the reference design simply double click the XMP file and run the tool. To build SDK, select a workspace and use the C file to build | ||
+ | the elf file. Please refer to [[http:// | ||
+ | |||
+ | In the case of Zynq, the same procedure applies, except that you must create a FSBL or run the PS7 initialization tcl scripts before the SDK program. | ||
+ | |||
+ | | license.txt | ADI license & copyright information. | | ||
+ | | system.mhs | ||
+ | | system.xmp | ||
+ | | data/ | UCF file and/or DDR MIG project files. | | ||
+ | | docs/ | Documentation files (Please note that this wiki page is the documentation for the reference design). | | ||
+ | | sw/ | Software (Xilinx SDK) & bit file(s). | | ||
+ | | cf_lib/ | ||