This version is outdated by a newer approved version.DiffThis version (01 Apr 2016 21:00) was approved by rejeesh kutty.

This is an old revision of the document!

AD-FMCADC7-EBZ HDL Reference Design

Functional Overview

The FMCADC7 reference design is a processor based (ARM, NIOS-II or Microblaze) embedded system. The device interfaces to the FPGA transceivers followed by the individual JESD and ADC cores. The cores are programmable through an AXI-lite interface. The samples are passed to the system memory (DDR).

Control and SPI

The device control and monitor signals are interfaced to a GPIO module. The SPI signals are controlled by a separate AXI based SPI core.


Help & Support

13 Feb 2015 18:57 · rejeesh kutty
resources/fpga/xilinx/fmc/ad-fmcadc7-ebz.1459537198.txt.gz · Last modified: 01 Apr 2016 20:59 by rejeesh kutty