Wiki

This version (17 Jul 2015 10:35) was approved by LucianS.The Previously approved version (17 Jul 2015 10:04) is available.Diff

ADI AD-FMCADC2-EBZ Boards & Xilinx Reference Design

Introduction

This design uses the Xilinx JESD204B core which requires either a commercial (pay $) or evaluation license (eventually pay $) to use. If this is not what you are looking for, you should not use this board.

The AD-FMCADC2-EBZ is a high speed data acquisition (1 ADC channel at 2500 MSPS), in an FMC form factor, which has one high speed JESD204B Analog to Digital converters (AD9625) on it. The AD9625 is a 12-bit monolithic sampling analog-to-digital converter (ADC) that operates at conversion rates of up to 2.5 giga samples per second (GSPS). This product is designed for sampling wide bandwidth analog signals up to the second Nyquist zone. The combination of wide input bandwidth, high sampling rate, and excellent linearity of the AD9625 is ideally suited for spectrum analyzers, data acquisition systems, and a wide assortment of military electronics applications, such as radar and jamming/antijamming measures.

The card is mechanically (width/depth, but not height) and electrically compliant to the FMC standard (ANSI/VITA 57.1).

The reference design includes the device data capture via the JESD204B serial interface and the SPI interface. The samples are written to the external DDR-DRAM. It allows programming the device and monitoring it's internal registers via SPI.

Supported Devices

Supported Carriers

Required Software

  • We're upgrade the Xilinx tools on every release. The supported version number can be found in our git repository .
  • A UART terminal (Tera Term/Hyperterminal), baud rate 115200.

Downloads

The HDL Reference Designs and the no-OS Software can be downloaded from the Analog Devices github.

HDL Source

No-OS Software Source

Quick Start Guide

The no-OS software contains a quick demonstration of the programming, RF conversion and data capture.

ILA core

Many internal signals of the design can be monitored using Vivado Logic Analyzer.

resources/fpga/xilinx/fmc/ad-fmcadc2-ebz.txt · Last modified: 17 Jul 2015 10:32 by LucianS