Wiki

This version is outdated by a newer approved version.DiffThis version (30 May 2015 18:37) was approved by Lars-Peter Clausen.The Previously approved version (31 Mar 2015 10:10) is available.Diff

This is an old revision of the document!


SPI Engine

SPI Engine is a highly flexible and powerful SPI controller framework. It consist out of multiple sub-modules which communicate over well defined interfaces. This allows a high degree of flexibility and re-usability while at the same time staying highly customizable and easily extensible.

The core component of the SPI Engine framework is a lean but powerful fully programmable execution module, which implements the SPI bus control logic. The SPI Engine execution module is controlled by a command stream which is generated by a separate module. Different command stream master modules are available and can be used depending on the system requirements. For example a software controlled memory mapped command stream offers high flexibility, while a offload core which executes a pre-programmed command stream when triggered by an external event allows for very low latency response times. By using a SPI Engine interconnect it is possible to connect multiple command stream master modules to a SPI Engine execution module.

Sub-modules

  • Execution Module: Main module which processes a SPI engine command stream and implements the SPI bus interface logic
  • AXI Interface Module: Memory mapped software accessible interface to a SPI Engine command stream and/or offload cores
  • Offload Module: Stores a SPI Engine command stream, execution is triggered by an external event
  • Interconnect Module: Connects multiple SPI Engine command streams to a SPI Engine execution module

Interfaces

Software

Tutorial

This list contains cores that are not part of the core SPI engine framework but make use of its interfaces and are intend to be used together with the SPI engine framework.

  • Sigma-Delta SPI Util: Helper module for interfacing ADCs from the Analog Devices Sigma-Delta family

Examples

resources/fpga/peripherals/spi_engine.1432729310.txt.gz · Last modified: 27 May 2015 14:21 by Lars-Peter Clausen