The SPI Engine Execution peripheral forms the heart of the SPI Engine framework. It is responsible for handling a SPI Engine control stream and translates it into low-level SPI bus transactions.
| ||Number of chip-select signals for the SPI bus (min: 1, max: 8)||1|
| ||Reset configuration value for the SPI configuration register||0|
| ||Reset configuration value for the prescaler clock divider register||0|
| ||Data width of the parallel data stream. Will define the transaction's granularity. Supported values: 8/16/24/32||8|
| ||Number of multiple SDI lines, (min: 1, max: 8)||1|
| ||Clock||All other signals are synchronous to this clock.|
| ||Synchronous active-low reset||Resets the internal state machine of the core.|
| ||Output||Indicates whether the peripheral is currently active and processing commands.|
| ||SPI Engine Control Interface slave||SPI Engine Control stream that contains commands and data for the execution module.|
| ||SPI bus interface master||Low-level SPI bus interface that is controlled by peripheral.|
The SPI Engine Execution module implements the physical access to the SPI bus. It implements a small but powerful programmable state machine that translates a SPI Engine command stream into low-level SPI bus access.
Communication with a command stream generator happens via the
ctrl interface and the low-level SPI access is handled on the
spi interface. The
active signal is asserted as long as the peripheral is busy executing incoming commands.
Internally the SPI Engine execution module consists of an instruction encoder that translates the incoming commands into an internal control signal, a multi-function counter and compares unit that is responsible for handling the timing and a shift register which holds the received and transmitted SPI data.
The module has an optional programmable pre-scaler register that can be used to divide the external clock to the counter and compare unit.