Differences
This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision Next revision | Previous revision | ||
|
resources:fpga:peripherals:jesd204:tutorial:hdl_xilinx [15 Nov 2019 10:03] Stanca-Florina Pop Update block diagram |
resources:fpga:peripherals:jesd204:tutorial:hdl_xilinx [14 Jan 2021 05:38] Robin Getz use wiki interwiki links |
||
|---|---|---|---|
| Line 11: | Line 11: | ||
| ==== Xilinx block diagram ==== | ==== Xilinx block diagram ==== | ||
| - | {{resources:eval:user-guides:ad-fmcdaq2-ebz:daq2_xilinx_1.svg?800|Xilinx HDL Block Diagram}} | + | {{resources:eval:user-guides:ad-fmcdaq2-ebz:daq2_xilinx_2.svg?800|Xilinx HDL Block Diagram}} |
| The reference design is a processor based (ARM or Microblaze) embedded system. A functional block diagram of the system is given above. The shared transceivers are followed by the individual JESD204B and ADC/DAC IP cores. The cores are programmable through an AXI-lite interface. | The reference design is a processor based (ARM or Microblaze) embedded system. A functional block diagram of the system is given above. The shared transceivers are followed by the individual JESD204B and ADC/DAC IP cores. The cores are programmable through an AXI-lite interface. | ||
| Line 372: | Line 372: | ||
| ===== Building the HDL Project ===== | ===== Building the HDL Project ===== | ||
| - | When building the project, you should always use the recommended version of the tools for the specific [[https://wiki.analog.com/resources/fpga/docs/releases | release]]. In this example, we'll use release 2018_r1, which has Vivado 2017.4.1 as the recommended version. If you're using different Vivado versions, it's possible that there are slight modifications on how the synthesis works, or different Xilinx IP changes, which affect the system functionality. | + | When building the project, you should always use the recommended version of the tools for the specific [[/resources/fpga/docs/releases | release]]. In this example, we'll use release 2018_r1, which has Vivado 2017.4.1 as the recommended version. If you're using different Vivado versions, it's possible that there are slight modifications on how the synthesis works, or different Xilinx IP changes, which affect the system functionality. |
| <code> | <code> | ||
resources/fpga/peripherals/jesd204/tutorial/hdl_xilinx.txt · Last modified: 14 Jan 2021 05:38 by Robin Getz