This shows you the differences between two versions of the page.
Next revision | Previous revision | ||
resources:fpga:docs:util_var_fifo [23 May 2017 10:55] – created Adrian Costina | resources:fpga:docs:util_var_fifo [13 Oct 2021 08:37] (current) – Edit footer Iulia Moldovan | ||
---|---|---|---|
Line 1: | Line 1: | ||
- | ===== UTIL_VAR_FIFO ===== | + | ====== UTIL_VAR_FIFO |
The UTIL_VAR_FIFO IP controls an external BRAM memory through which it allows the storage of a variable number of samples before triggering. | The UTIL_VAR_FIFO IP controls an external BRAM memory through which it allows the storage of a variable number of samples before triggering. | ||
- | ==== Features ==== | + | |
+ | ===== Features | ||
* Variable depth | * Variable depth | ||
- | ==== Configuration Parameters ==== | + | |
+ | ===== Configuration Parameters | ||
^ Name ^ Description ^ Default Value^ | ^ Name ^ Description ^ Default Value^ | ||
Line 13: | Line 15: | ||
| '' | | '' | ||
- | ==== Interface ==== | + | |
+ | ===== Interface | ||
^ Interface ^ Pin ^ Type ^ Description ^ | ^ Interface ^ Pin ^ Type ^ Description ^ | ||
Line 24: | Line 27: | ||
| ** Data Input** | | ** Data Input** | ||
| | '' | | | '' | ||
- | | | '' | + | | | '' |
| ** Data Output** | | ** Data Output** | ||
| | '' | | | '' | ||
Line 30: | Line 33: | ||
| **BRAM Connections** | ||| | | **BRAM Connections** | ||| | ||
| | '' | | | '' | ||
- | | | '' | + | | | '' |
- | | | '' | + | | | '' |
| | '' | | | '' | ||
| | '' | | | '' | ||
Line 37: | Line 40: | ||
| | '' | | | '' | ||
- | ==== Detailed Description ==== | ||
- | This IP controlls and external BRAM. It has a two clock cycle latency even if bypassed. If valid is not always asserted, the latency is only one word instead of two. | + | ===== Detailed Description ===== |
+ | |||
+ | This IP controls an external BRAM. It has a two clock cycle latency even if bypassed. If valid is not always asserted, the latency is only one word instead of two. | ||
+ | |||
+ | |||
+ | ===== Design Guidelines ===== | ||
- | ==== Design Guidelines ==== | + | The IP should be used with an external BRAM, which can be optimized for power or for speed, depending on the design requirements. It uses only one clock domain, so everything should be synchonous to that clock domain. |
- | The IP should be used with an external BRAM, which can be optimized for power or for speed, depending on the design requirements. It only one clock domain, so everything should be synchonous to that clock domain. | ||
- | ==== References ==== | + | ===== References |
- | * [[https:// | + | * [[https:// |
- | * [[https:// | + | * [[/ |
- | {{navigation #axi_ip|AXI IP#hdl_2_0|Main page#util_ip|UTIL IP Cores}} | + | {{navigation |