This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revision | Next revisionBoth sides next revision | ||
resources:fpga:docs:axi_ad7616 [14 Sep 2022 09:40] – axi_ad7616: Update adc_sync port type name Alin-Tudor Sferle | resources:fpga:docs:axi_ad7616 [29 Nov 2022 14:30] – Remove the serial interface content Stanca-Florina Pop | ||
---|---|---|---|
Line 1: | Line 1: | ||
====== AXI_AD7616 IP core ====== | ====== AXI_AD7616 IP core ====== | ||
- | The [[https:// | + | The [[https:// |
\\ | \\ | ||
More about the generic framework interfacing ADCs can be read here: [[: | More about the generic framework interfacing ADCs can be read here: [[: | ||
- | |||
- | |||
- | ===== AXI_AD7616 with Serial Interface ===== | ||
- | |||
- | {{: | ||
===== AXI_AD7616 with Parallel Interface ===== | ===== AXI_AD7616 with Parallel Interface ===== | ||
- | {{: | + | {{: |
Line 20: | Line 15: | ||
^ Name ^ Description ^ Default Value^ | ^ Name ^ Description ^ Default Value^ | ||
| '' | | '' | ||
- | | '' | ||
Line 26: | Line 20: | ||
^ Interface ^ Pin ^ Type ^ Description ^ | ^ Interface ^ Pin ^ Type ^ Description ^ | ||
- | | '' | ||
- | | | '' | ||
- | | | '' | ||
- | | | '' | ||
- | | | '' | ||
- | | | '' | ||
| '' | | '' | ||
| | '' | | | '' | ||
Line 38: | Line 26: | ||
| | '' | | | '' | ||
| | '' | | | '' | ||
+ | | | '' | ||
| '' | | '' | ||
- | | | '' | + | | | '' |
- | | | '' | + | |
| '' | | '' | ||
| '' | | '' | ||
Line 46: | Line 34: | ||
| | '' | | | '' | ||
| | '' | | | '' | ||
- | | '' | + | | '' |
===== Memory Map Registers ===== | ===== Memory Map Registers ===== | ||
- | If the SPI engine is active from offset **0x0000** can be found the [[/ | + | The following register space is active in PARALLEL mode. |
- | + | ||
- | The following register space is active in both PARALLEL | + | |
|< 100% 5% 5% 5% 25% 5% 55% >| | |< 100% 5% 5% 5% 25% 5% 55% >| | ||
Line 64: | Line 50: | ||
^0x0102 ^0x0408 ^REG_SCRATCH ^^^Version and Scratch Registers ^ | ^0x0102 ^0x0408 ^REG_SCRATCH ^^^Version and Scratch Registers ^ | ||
| | |[31:0] |SCRATCH[31: | | | |[31:0] |SCRATCH[31: | ||
- | ^0x0103 ^0x040C ^REG_IF_TYPE ^^^ADC Interface Control & Status ^ | ||
- | | | |[31:0] |IF_TYPE |RO | Actual interface type, if **0** SERIAL interface is active, PARALLEL otherwise | | ||
^0x0110 ^0x0440 ^REG_UP_CNTRL ^^^ADC Interface Control & Status ^ | ^0x0110 ^0x0440 ^REG_UP_CNTRL ^^^ADC Interface Control & Status ^ | ||
| | |[0] |RESETN |RW | Reset, default is IN-RESET (0x0), software must write 0x1 to bring up the core. | | | | |[0] |RESETN |RW | Reset, default is IN-RESET (0x0), software must write 0x1 to bring up the core. | |