| |
| resources:fpga:altera:ced1z:ad7400a [10 Dec 2012 11:11] – created Adrian Costina | resources:fpga:altera:ced1z:ad7400a [19 Feb 2013 13:18] (current) – Added links and comments to include also AD7400 as supported device Adrian Costina |
|---|
| ===== Supported Devices ===== | ===== Supported Devices ===== |
| |
| | * [[adi>AD7400]] |
| * [[adi>AD7400A]] | * [[adi>AD7400A]] |
| |
| ===== Evaluation Boards ===== | ===== Evaluation Boards ===== |
| |
| | * [[adi>EVAL-AD7400EDZ]] |
| * [[adi>EVAL-AD7400AEDZ]] | * [[adi>EVAL-AD7400AEDZ]] |
| | |
| |
| ====== Overview ====== | ====== Overview ====== |
| The CED1Z board is intended for use in evaluation, demonstration and development of systems using Analog Devices precision converters. It provides the necessary communications between the converter and the PC, programming or controlling the device, transmitting or receiving data over a USB link. | The CED1Z board is intended for use in evaluation, demonstration and development of systems using Analog Devices precision converters. It provides the necessary communications between the converter and the PC, programming or controlling the device, transmitting or receiving data over a USB link. |
| |
| The [[adi>AD7400A| AD7400A]] is a second-order, sigma-delta modulator that converts an analog input signal into a high speed, 1-bit data stream with on-chip digital isolation based on Analog Devices, Inc., iCoupler® technology. The AD7400A operates from a 5 V power supply and accepts a differential input signal of ±250 mV (±320 mV full scale). The analog input is sampled continuously by the analog modulator, eliminating the need for external sample-and-hold circuitry. The input information is contained in the output stream as a density of ones with a data rate of 10 MHz. The original information can be reconstructed with an appropriate digital filter. The serial I/O can use a 5 V or a 3 V supply (VDD2). | The [[adi>AD7400| AD7400]] and [[adi>AD7400A |AD7400A]] are second-order, sigma-delta modulators that convert an analog input signal into a high speed, 1-bit data stream with on-chip digital isolation based on Analog Devices, Inc., iCoupler® technology. They operate from a 5 V power supply and accept a differential input signal of ±200 mV for AD7400 and ±250 mV for AD7400A (±320 mV full scale). The analog input is sampled continuously by the analog modulator, eliminating the need for external sample-and-hold circuitry. The input information is contained in the output stream as a density of ones with a data rate of 10 MHz. The original information can be reconstructed with an appropriate digital filter. The serial I/O can use a 5 V or a 3 V supply (VDD2). |
| |
| ===== More information ===== | ===== More information ===== |
| |
| | * [[adi>AD7400|AD7400 Product Info]] - pricing, samples, datasheet |
| * [[adi>AD7400A|AD7400A Product Info]] - pricing, samples, datasheet | * [[adi>AD7400A|AD7400A Product Info]] - pricing, samples, datasheet |
| * EVAL-AD7400AEDZ evaluation board user guide, available when installing the reference software from the CD | * EVAL-AD7400EDZ evaluation board user guide, available when installing the reference software from the CD |
| * [[http://www.altera.com/devices/processor/nios2|Nios II Embedded Development Suite (EDS)]] | * [[http://www.altera.com/devices/processor/nios2|Nios II Embedded Development Suite (EDS)]] |
| |
| * Analog Devices [[adi>EVAL-CED|EVAL-CED Converter Evaluation and Development (CED) Board]] | * Analog Devices [[adi>EVAL-CED|EVAL-CED Converter Evaluation and Development (CED) Board]] |
| * [[http://www.terasic.com.tw/|Terasic USB Blaster]] | * [[http://www.terasic.com.tw/|Terasic USB Blaster]] |
| | * [[adi>EVAL-AD7400EDZ |EVAL-AD7400EDZ evaluation board ]] or |
| * [[adi>EVAL-AD7400AEDZ |EVAL-AD7400AEDZ evaluation board ]] | * [[adi>EVAL-AD7400AEDZ |EVAL-AD7400AEDZ evaluation board ]] |
| * Intel Pentium III or compatible Windows PC, running at 866MHz or faster, with a minimum of 512MB of system memory | * Intel Pentium III or compatible Windows PC, running at 866MHz or faster, with a minimum of 512MB of system memory |
| * [[ez>community/fpga|ask questions about the FPGA reference design]] | * [[ez>community/fpga|ask questions about the FPGA reference design]] |
| * Example questions: {{rss>http://ez.analog.com/community/feeds/allcontent/atom?community=2061 5 author 1d}} | * Example questions: {{rss>http://ez.analog.com/community/feeds/allcontent/atom?community=2061 5 author 1d}} |
| |
