This version (30 Jun 2023 11:18) was approved by DePadua Renan.The Previously approved version (30 Jun 2023 11:12) is available.
Table of Contents
Voyager 4 - Wireless Motor Monitoring Development Platform
Overview
Following the success of Voyager3, Voyager4 now offers AI processing and generation of insights right on the edge, transmitting its insides via Bluetooth Low Energy and ultra-low-power microcontrollers.
Hardware
The system's hardware is constitued of:
- MAX78000 processor with hardware AI accelerator,
- MAX32666 processor with BLE
- Battery gauge (I2C bus),
- Fash storage,
- ADXL359 1kHz BW triaxial SPI output MEMS accelerometer (for vibration data gathering/CbM),
- ADXL367 400Hz BW triaxial SPI output MEMS accelerometer (for motion detect/shock detect sensor wake-up),
- SPH0645LM4H-B 20Hz-10kHz BW I2S Output Digital Microphone (for acoustic sensing),
Operation modes
In normal mode the MAX32666 logic enables the 3.3V1 & 3.3V3 power rails, and the MAX38642, which power the MAX78000, ADXL359, and SPH0645LM4H-B. The MAX78000 bootloader can be accessed over I2C using the FTDI Chip. The bootloader can be used to disable the MAX78000 SWD interface to block debug port access. This provides IP protection/security for the user.
Artificial Intelligence
Voyager4 Offers an innovative state-of-the-art autoencoder machine learning model to classify faults according to the gathered data.
Hardware components
* Itemizing *
- One
- Two
- Three
Block design
Lorem ipsum
Block diagram
Sed est mauris, porta sed urna quis, lobortis cursus dolor. In laoreet ligula quam, vel gravida nunc pulvinar a. Interdum et malesuada fames ac ante ipsum primis in faucibus. Cras congue consectetur venenatis. Praesent a rhoncus lectus. Nam posuere tortor vitae egestas faucibus. Donec vitae ullamcorper enim. Donec maximus, quam nec porttitor egestas, nulla lacus tincidunt sem, in dignissim leo ante nec orci.
TIP: upload the .svg file for the diagram to have high quality
Description of components
Only the channels presented in the clocking selection are relevant. For the rest, you can either disable them or just put a divided frequency of the source clock.
Links
I2C connections
SPI connections
GPIOs
Support
Analog Devices will provide limited online support for anyone using the reference design with Analog Devices components via the EngineerZone FPGA reference designs forum.
It should be noted, that the older the tools' versions and release branches are, the lower the chances to receive support from ADI engineers.
resources/eval/user-guides/voyager4.txt · Last modified: 30 Jun 2023 11:12 by DePadua Renan