Differences
This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
|
resources:eval:user-guides:circuits-from-the-lab:cn0585 [18 May 2023 12:53] Paul Pop [Reference Demos & Software] |
resources:eval:user-guides:circuits-from-the-lab:cn0585 [29 May 2023 10:36] Paul Pop tables updates |
||
|---|---|---|---|
| Line 363: | Line 363: | ||
| Remote data streaming to and from hardware is made available through system object interfaces, which are unique for each component or platform. | Remote data streaming to and from hardware is made available through system object interfaces, which are unique for each component or platform. | ||
| - | The hardware interfacing system objects provide a since class to both configure a given platform and move data back and forth from the device. | + | The hardware interfacing system objects provide a class to both configure a given platform and move data back and forth from the device. |
| After running the [[https://github.com/analogdevicesinc/HighSpeedConverterToolbox/blob/cn0585_v1/test/CN0585StreamingTest.m | CN0585StreamingTest.m ]] example The following window will pop up: | After running the [[https://github.com/analogdevicesinc/HighSpeedConverterToolbox/blob/cn0585_v1/test/CN0585StreamingTest.m | CN0585StreamingTest.m ]] example The following window will pop up: | ||
| Line 382: | Line 382: | ||
| |< 100% 15% 5% 80% >| | |< 100% 15% 5% 80% >| | ||
| ^ Interface signal name ^ Width ^ Description ^ | ^ Interface signal name ^ Width ^ Description ^ | ||
| - | | CN0585 ADC Data 0 IN | 16 | Custom IP data input signal. This signal is connected to the AXI_LTC2387_0 IP ADC DATA port in the ADI reference design. | | + | | IP Data 0 IN | 16 | Custom IP data input signal. This signal is connected to the AXI_LTC2387_0 IP ADC DATA port in the ADI reference design. | |
| - | | CN0585 ADC Data 1 IN | 16 | Custom IP data input signal. This signal is connected to the AXI_LTC2387_1 IP ADC DATA port in the ADI reference design. | | + | | IP Data 1 IN | 16 | Custom IP data input signal. This signal is connected to the AXI_LTC2387_1 IP ADC DATA port in the ADI reference design. | |
| - | | CN0585 ADC Data 2 IN | 16 | Custom IP data input signal. This signal is connected to the AXI_LTC2387_2 IP ADC DATA port in the ADI reference design. | | + | | IP Data 2 IN | 16 | Custom IP data input signal. This signal is connected to the AXI_LTC2387_2 IP ADC DATA port in the ADI reference design. | |
| - | | CN0585 ADC Data 3 IN | 16 | Custom IP data input signal. This signal is connected to the AXI_LTC2387_3 IP ADC DATA port in the ADI reference design. | | + | | IP Data 3 IN | 16 | Custom IP data input signal. This signal is connected to the AXI_LTC2387_3 IP ADC DATA port in the ADI reference design. | |
| | IP Valid Tx Data IN | 1 | Input signal that has logic 1 value for a clock cycle period when the data starts to be valid. | | | IP Valid Tx Data IN | 1 | Input signal that has logic 1 value for a clock cycle period when the data starts to be valid. | | ||
| | CN0585 DAC Data 0 OUT | 16 | AD3552R_0 DAC 0 channel data. To be used as input into the AD3552R interface IP. | | | CN0585 DAC Data 0 OUT | 16 | AD3552R_0 DAC 0 channel data. To be used as input into the AD3552R interface IP. | | ||
| Line 391: | Line 391: | ||
| | CN0585 DAC Data 2 OUT | 16 | AD3552R_1 DAC 0 channel data. To be used as input into the AD3552R interface IP. | | | CN0585 DAC Data 2 OUT | 16 | AD3552R_1 DAC 0 channel data. To be used as input into the AD3552R interface IP. | | ||
| | CN0585 DAC Data 3 OUT | 16 | AD3552R_1 DAC 1 channel data. To be used as input into the AD3552R interface IP. | | | CN0585 DAC Data 3 OUT | 16 | AD3552R_1 DAC 1 channel data. To be used as input into the AD3552R interface IP. | | ||
| - | | IP Data Valid OUT | 1 | Output signal that has to be logic '1' for a clock cycle period when the data starts to be valid. | | + | | IP Load Tx Data OUT | 1 | Custom IP output signal used to notify the design that the IP is ready to receive new input data. Output signal that has to be logic '1' for a clock cycle period when the data starts to be valid. | |
| - | | IP Load Tx Data OUT | 1 | Custom IP output signal used to notify the design that the IP is ready to receive new input data. The duration must be 1 clock cycle. | | + | |
| Line 399: | Line 398: | ||
| {{ :resources:eval:user-guides:circuits-from-the-lab:cn0585:tx_configuration_lldk.png?600 }} | {{ :resources:eval:user-guides:circuits-from-the-lab:cn0585:tx_configuration_lldk.png?600 }} | ||
| - | == Recieve reference design (Rx) == | + | == Receive reference design (Rx) == |
| |< 100% 15% 5% 80% >| | |< 100% 15% 5% 80% >| | ||
| ^ Interface signal name ^ Width ^ Description ^ | ^ Interface signal name ^ Width ^ Description ^ | ||
| - | | IP Data 0 IN | 16 | Custom IP data input signal. This signal is connected to the AXI_LTC2387_0 IP ADC DATA port in the ADI reference design. | | + | | CN0585 ADC Data 0 IN | 16 | Custom IP data input signal. This signal is connected to the AXI_LTC2387_0 IP ADC DATA port in the ADI reference design. | |
| - | | IP Data 1 IN | 16 | Custom IP data input signal. This signal is connected to the AXI_LTC2387_1 IP ADC DATA port in the ADI reference design. | | + | | CN0585 ADC Data 1 IN | 16 | Custom IP data input signal. This signal is connected to the AXI_LTC2387_1 IP ADC DATA port in the ADI reference design. | |
| - | | IP Data 2 IN | 16 | Custom IP data input signal. This signal is connected to the AXI_LTC2387_2 IP ADC DATA port in the ADI reference design. | | + | | CN0585 ADC Data 2 IN | 16 | Custom IP data input signal. This signal is connected to the AXI_LTC2387_2 IP ADC DATA port in the ADI reference design. | |
| - | | IP Data 3 IN | 16 | Custom IP data input signal. This signal is connected to the AXI_LTC2387_3 IP ADC DATA port in the ADI reference design. | | + | | CN0585 ADC Data 3 IN | 16 | Custom IP data input signal. This signal is connected to the AXI_LTC2387_3 IP ADC DATA port in the ADI reference design. | |
| - | | IP Valid Tx Data IN | 1 | Input signal that has logic 1 value for a clock cycle period when the data starts to be valid. | | + | | IP Valid Rx Data IN | 1 | Input signal that has logic 1 value for a clock cycle period when the data starts to be valid. | |
| | IP Data 0 OUT | 16 | ADAQ23876 ADC 0 channel data. To be used as input for the ADC CPAK IP. | | | IP Data 0 OUT | 16 | ADAQ23876 ADC 0 channel data. To be used as input for the ADC CPAK IP. | | ||
| | IP Data 1 OUT | 16 | ADAQ23876 ADC 1 channel data. To be used as input for the ADC CPAK IP. | | | IP Data 1 OUT | 16 | ADAQ23876 ADC 1 channel data. To be used as input for the ADC CPAK IP. | | ||
| Line 419: | Line 418: | ||
| - | == Transmit and Recieve reference design (Tx & Rx) == | + | == Transmit and Receive reference design (Tx & Rx) == |
| |< 100% 15% 5% 80% >| | |< 100% 15% 5% 80% >| | ||
| ^ Interface signal name ^ Width ^ Description ^ | ^ Interface signal name ^ Width ^ Description ^ | ||
resources/eval/user-guides/circuits-from-the-lab/cn0585.txt · Last modified: 25 Sep 2023 21:45 by Rukiye Guldali