Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
resources:eval:user-guides:circuits-from-the-lab:cn0577:hdl [22 Sep 2022 19:08]
Iulia Moldovan
resources:eval:user-guides:circuits-from-the-lab:cn0577:hdl [27 Sep 2022 15:12] (current)
Iulia Moldovan Add interrupts and gpios
Line 9: Line 9:
 In order to support high speed operations while minimizing the number of data lines, a serial LVDS digital interface is used. It has a one-lane and two-lane output modes, allowing the user to optimize the interface data rate for each application,​ through setting a parameter. \\ In order to support high speed operations while minimizing the number of data lines, a serial LVDS digital interface is used. It has a one-lane and two-lane output modes, allowing the user to optimize the interface data rate for each application,​ through setting a parameter. \\
  
 +More details about ADI reference designs architecture [[:​resources:​fpga:​docs:​arch|here]].
  
 ===== Evaluation board ===== ===== Evaluation board =====
Line 36: Line 37:
  
 By default, it is set to 1 [[repo>​hdl/​tree/​master/​projects/​cn0577/​zed/​system_bd.tcl#​L2|here]] and passed further through the board design file [[repo>​hdl/​tree/​master/​projects/​cn0577/​common/​cn0577_bd.tcl#​L19|here]]. By default, it is set to 1 [[repo>​hdl/​tree/​master/​projects/​cn0577/​zed/​system_bd.tcl#​L2|here]] and passed further through the board design file [[repo>​hdl/​tree/​master/​projects/​cn0577/​common/​cn0577_bd.tcl#​L19|here]].
 +
 +=== PL interrupts ===
 +
 +When developing the Linux software parts for an HDL project, the interrupts number to the PS have a different number in the software side.
 +More details [[:​resources:​fpga:​docs:​arch#​interrupts|here]].
 +
 +^Interr. name ^HDL interr. ^Linux Zynq ^Actual Zynq ^
 +|  axi_ltc2387_dma ​ |  13  |  57  |  89  |
 +
 +=== GPIO signals ===
 +
 +PS7 EMIO offset = 54
 +
 +^GPIO HDL name   ^GPIO nb. ^HDL GPIO nb.^
 +| pd_cntrl | 87 | 33 |
 +| testpat_cntrl | 86 | 32 |
  
  
Line 121: Line 138:
   * Wiki page for [[:​resources:​fpga:​docs:​axi_ltc2387|AXI_LTC2387]]   * Wiki page for [[:​resources:​fpga:​docs:​axi_ltc2387|AXI_LTC2387]]
   * Schematic: [[ |CN0577 schematic]]   * Schematic: [[ |CN0577 schematic]]
 +  * [[:​resources:​fpga:​docs:​arch|HDL Architecture]]
resources/eval/user-guides/circuits-from-the-lab/cn0577/hdl.txt · Last modified: 27 Sep 2022 15:12 by Iulia Moldovan