| Both sides previous revisionPrevious revisionNext revision | Previous revision |
| resources:eval:user-guides:circuits-from-the-lab:cn0560 [13 Jun 2022 08:49] – [Hardware Connection] Rainier Rosario | resources:eval:user-guides:circuits-from-the-lab:cn0560 [14 Jun 2022 01:24] (current) – [Navigating the Evaluation Software] Rainier Rosario |
|---|
| ====== EVAL-CN0560-FMCZ User Guide ====== | ====== EVAL-CN0560-FMCZ User Guide ====== |
| |
| [[ADI>CN0560]] The EVAL-CN0560-FMCZ evaluation board (Figure 1) features high-accuracy measurement of three current ranges using a combination of shunt resistors and on-board amplifiers driving the 18-bit, 15MSPS [[adi>ADAQ23878]] precision µModule® data acquisition solution. The evaluation board demonstrates the performance of the [[adi>ADAQ23878]] µModules and is a versatile tool for a variety of applications. | [[ADI>CN0560]] The EVAL-CN0560-FMCZ evaluation board (Figure 1) features high-accuracy measurement of three current ranges using a combination of shunt resistors and on-board amplifiers driving the 18-bit, 15MSPS [[adi>ADAQ23878]] precision µModule® data acquisition solution. |
| |
| The [[adi>ADAQ23878]] µModule combines multiple common signal processing and conditioning blocks into a single device that includes a low noise, fully differential analog-to-digital converter (ADC) driver, a stable reference buffer, a high resolution, 18-bit, 15 MSPS successive approximation register (SAR) ADC, and the critical passive components necessary for optimum performance. A full description of this product is available in the [[adi>ADAQ23878]] data sheet, which must be consulted when using the evaluation board. | The [[adi>ADAQ23878]] µModule combines multiple common signal processing and conditioning blocks into a single device that includes a low noise, fully differential analog-to-digital converter (ADC) driver, a stable reference buffer, a high resolution, 18-bit, 15 MSPS successive approximation register (SAR) ADC, and the critical passive components necessary for optimum performance. A full description of this product is available in the [[adi>ADAQ23878]] data sheet, which must be consulted when using the evaluation board. |
| * Current Source (ex. Keithley 2400) | * Current Source (ex. Keithley 2400) |
| * Standard USB A to USB mini-B | * Standard USB A to USB mini-B |
| * Voltage Supply (ex. Keithley E3631A) | * DC Bench top Power Supply (ex. Keithley E3631A) |
| |
| ==== Software Required ==== | ==== Software Required ==== |
| \\ | \\ |
| |
| Following the multiplexer are two [[adi>ADA4898-1]] High Voltage, Low Noise, Low Distortion, Unity Gain Stable, High Speed Operational Amplifiers. The two unity gain op amps have [[adi>LT5400]] Quad Matched Resistor Network for a precise ratiometric stability for high accuracy difference amplifier and for a guaranteed CMRR performance that is 2x better than independently matched resistors. If the two [[adi>ADA4898-1]] is not preferred, an optional [[adi>AD84211]] 3 nV /√Hz, Low Power Instrumentation Amplifier is provided in the reference circuit. The In-Amp can be used by disconnecting the two unity gain op amps by modifying the connections of JP1, JP2, JP7, and JP8 to their alternate signal paths. | Following the multiplexer are two [[adi>ADA4898-1]] High Voltage, Low Noise, Low Distortion, Unity Gain Stable, High Speed Operational Amplifiers. The two unity gain op amps use the [[adi>LT5400]] Quad Matched Resistor Network for a precision ratiometric stability for CMRR better than independently matched resisitors. If the two [[adi>ADA4898-1]] are not preferred, an optional [[adi>AD8421]] 3 nV /√Hz, Low Power Instrumentation Amplifier is provided in the reference circuit. The In-Amp can be used by disconnecting the two unity gain op amps by modifying the connections of JP1, JP2, JP7, and JP8 to their alternate signal paths. |
| The [[adi>ADAQ23878]] gain for its frontend high speed FDA are configured by how the signal is applied on its input pins. For the CN-0560 Reference Design Board, the gain can be configured using the header connections on P4 and P6. The gain settings configuration using header connections are described in Figure 12 to Figure 15. | The gain for the [[adi>ADAQ23878]] FDA is configured by how the signal is applied on its input pins. For the CN-0560 Reference Design Board, the gain can be configured using the header connections on P4 and P6. The gain settings configuration using header connections are described in Figure 12 to Figure 15. |
| \\ | \\ |
| \\ | \\ |
| \\ | \\ |
| \\ | \\ |
| To evaluate dynamic performance, a fast Fourier transform (FFT), integral nonlinearity (INL), differential nonlinearity (DNL), or time domain (waveform, histogram) test can be performed by applying a very low distortion ac source (see figures for the Analysis Window for examples of dynamic performance results). For low input frequency testing below 100 kHz, it is recommended to use a low noise, audio precision signal source (such as the SYS-2700 series) with the outputs set to balanced floating. A different precision signal source can be used alternatively with additional band-pass filtering. The filter bandwidth depends on input bandwidth of interest. | To evaluate dynamic performance, fast Fourier transform (FFT), integral nonlinearity (INL), differential nonlinearity (DNL), or time domain (waveform, histogram) test can be performed by applying a very low distortion ac source (see figures for the Analysis Window for examples of dynamic performance results). For low input frequency testing below 100 kHz, it is recommended to use a low noise, audio precision signal source (such as the SYS-2700 series) with the outputs set to balanced floating. A different precision signal source can be used alternatively with additional band-pass filtering. The filter bandwidth depends on input bandwidth of interest. |
| \\ | \\ |
| \\ | \\ |
| ==== Navigating the Evaluation Software ==== | ==== Navigating the Evaluation Software ==== |
| |
| Upon opening ACE, the ADAQ23878 Board should be detected as shown on Figure 17. | Upon opening ACE, the ADAQ23878 Board should be detected as shown in Figure 17. |
| \\ | \\ |
| \\ | \\ |
| \\ | \\ |
| \\ | \\ |
| From the Main Window, double click on the ADAQ23878 board to open the Board View as shown on Figure 18. | From the Main Window, double click on the ADAQ23878 board to open the Board View as shown in Figure 18. |
| \\ | \\ |
| \\ | \\ |
| {{ :resources:eval:user-guides:circuits-from-the-lab:cn0560:board_view.jpg?600 |}} | {{ :resources:eval:user-guides:circuits-from-the-lab:cn0560:board_view.jpg?600 |}} |
| \\ | \\ |
| From Board View, double click on the ADAQ23878 icon to open the Chip View as shown on Figure 19. | From Board View, double click on the ADAQ23878 icon to open the Chip View as shown in Figure 19. |
| \\ | \\ |
| \\ | \\ |
| * Capture Panel | * Capture Panel |
| \\ | \\ |
| Throughputs. The default throughput (sampling frequency) is 15MSPS. The user can adjust the throughput to a minimum of 20 kSPS. If the user enters a value larger than the ability of the existing device, the software reverts to the maximum throughput. Refer to the ADAQ23878/ADAQ23876 data sheet to determine the maximum sampling frequency. | Throughput. The default throughput (sampling frequency) is 15MSPS. The user can adjust throughput to a minimum of 20 kSPS. If the user enters a value larger than ability of the existing device, the software reverts to the maximum throughput. Refer to the ADAQ23878/ADAQ23876 data sheet to determine the maximum sampling frequency. |
| \\ | \\ |
| The Number of samples dropdown list in the Capture Settings section allows the user to select the number of samples per channel per capture. The maximum number of samples the software can support is 1048576. | The Number of samples dropdown list in the Capture Settings section allows the user to select the number of samples per channel per capture. The maximum number of samples the software can support is 1048576. |
| Device Setting Digital Input that Enables Two-Lane Output Mode and One lane mode. When TWOLANES is connected high (two-lane output mode), the [[adi>ADAQ23878]]/[[adi>ADAQ23876]] outputs 2 bits at a time on DA−/DA+ and DB−/DB+. When TWOLANES is low (one-lane output mode), the [[adi>ADAQ23875]] outputs 1 bit at a time on DA−/DA+, and DB−/DB+ are disabled. Logic levels are determined by VIO. Refer to Table 1 P1 to configure the board to different mode. | Device Setting Digital Input that Enables Two-Lane Output Mode and One lane mode. When TWOLANES is connected high (two-lane output mode), the [[adi>ADAQ23878]]/[[adi>ADAQ23876]] outputs 2 bits at a time on DA−/DA+ and DB−/DB+. When TWOLANES is low (one-lane output mode), the [[adi>ADAQ23875]] outputs 1 bit at a time on DA−/DA+, and DB−/DB+ are disabled. Logic levels are determined by VIO. Refer to Table 1 P1 to configure the board to different mode. |
| \\ | \\ |
| Software Oversampling Ratio box as shown in Figure 13 sets the oversampling ratio applied to the captured data. After this control is set to any value other than "Off", the software sums up the consecutive conversion results together to increase the effective resolution. The number of conversions summed together is set by the Oversampling Ratio box. Oversampling by a factor of four provides one additional bit of resolution, or a 6 dB increase in dynamic range, or in other words, ΔDR = 10 × log10(OSR) in dB. | Software Oversampling Ratio box as shown in Figure 13 sets the oversampling ratio applied to the captured data. Oversampling refers to sampling faster than twice the signal bandwidth required for Nyquist criterion. After this control is set to any value other than "Off", the software sums up the consecutive conversion results together to increase the effective resolution. The number of conversions summed together is set by the Oversampling Ratio box. Oversampling by a factor of four provides one additional bit of resolution, or a 6 dB increase in dynamic range, or in other words, ΔDR = 10 × log10(OSR) in dB. |
| \\ | \\ |
| \\ | \\ |
| The General Settings section allows the user to set up the preferred configuration of the FFT analysis. This configuration sets how many tones are analyzed and if the fundamental is set manually. | The General Settings section allows the user to set up the preferred configuration of the FFT analysis. This configuration sets how many tones are analyzed and if the fundamental is set manually. |
| \\ | \\ |
| The Windowing section allows the user to set up the preferred windowing type to use in the FFT analysis and the number of harmonic bins and fundamental bins that must be included in the analysis. | The Windowing section allows the user to set up preferred windowing type to use in the FFT analysis and the number of harmonic bins and fundamental bins that must be included in the analysis. |
| \\ | \\ |
| The Single Tone Analysis and the Two-Tone Analysis sections sets up the fundamental frequencies included in the FFT analysis. When one frequency is analyzed, use the Singe Tone Analysis section. When two frequencies are analyzed, use the Two-Tone Analysis section. | The Single Tone Analysis and the Two-Tone Analysis sections set up the fundamental frequencies included in the FFT analysis. When one frequency is analyzed, use the Singe Tone Analysis section. When two frequencies are analyzed, use the Two-Tone Analysis section. |
| \\ | \\ |
| \\ | \\ |
| The INL and DNL tab displays linearity analysis. INL is the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs ½ LSB before the first code transition. Positive full scale is defined as a level 1½ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line. | The INL and DNL tab displays linearity analysis. INL is the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs ½ LSB before the first code transition. Positive full scale is defined as a level 1½ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line. |
| \\ | \\ |
| In an ideal ADC, code transitions are 1 LSB apart. DNL is the maximum deviation from this ideal value. DNL is often specified in terms of resolution for which no missing codes are guaranteed. | In an ideal μModule, code transitions are 1 LSB apart. DNL is the maximum deviation from this ideal value. DNL is often specified in terms of resolution for which no missing codes are guaranteed. |
| \\ | \\ |
| To perform a linearity test, apply a sinusoidal signal with 0.5 dB above full scale to the EVAL-CN0560-FMCZ board at the VIN+ and VIN− Subminiature Version A (SMA) inputs. Set the number of hits per code and adjust to the desired accuracy. Using a large number of hits per code results in a significant test time. The figures above display captured data that includes the ±INL and ±DNL positions. | To perform a linearity test, apply a sinusoidal signal with 0.5 dB above full scale to the EVAL-CN0560-FMCZ board at the VIN+ and VIN− Subminiature Version A (SMA) inputs. Set the number of hits per code and adjust to the desired accuracy. Using a large number of hits per code results in a significant test time. The figures above display captured data that includes the ±INL and ±DNL positions. |
