This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
resources:eval:user-guides:circuits-from-the-lab:cn0509 [24 Nov 2020 06:03] – test section Trisha Cabildo | resources:eval:user-guides:circuits-from-the-lab:cn0509 [11 Mar 2021 03:51] (current) – links Trisha Cabildo | ||
---|---|---|---|
Line 1: | Line 1: | ||
======EVAL-CN0509-EBZ Overview====== | ======EVAL-CN0509-EBZ Overview====== | ||
- | [[ADI> | + | [[ADI> |
The circuit will survive up to 100V reverse connection to a power source with a green LED indicating correct input polarity and red led otherwise. | The circuit will survive up to 100V reverse connection to a power source with a green LED indicating correct input polarity and red led otherwise. | ||
Line 15: | Line 15: | ||
===== Documents Needed ===== | ===== Documents Needed ===== | ||
- | * [[https:// | + | * [[ADI> |
===== Equipment Required ===== | ===== Equipment Required ===== | ||
Line 30: | Line 30: | ||
* Connector **P1** is the screw terminal block for input supply | * Connector **P1** is the screw terminal block for input supply | ||
* Connector **P2** is the USB output connectors for the load | * Connector **P2** is the USB output connectors for the load | ||
+ | * Test point **TP1** is the LTC7103 output voltage programming pin VPRG2. This pin is left floating to program the chip to have 12 V fixed output voltage. | ||
+ | * Test point **PGOOD** is the LTC7103 Open-Drain Power Good Output pin | ||
+ | * Test point **CLKOUT** is the LTC7103 Output clock signal pin | ||
+ | * Test point **IMON** is the LTC7103 Average Output Current Monitor pin. This pin generates a voltage between 0.4V and 1.3V that corresponds to an average output current between 0A and 2.5A. | ||
+ | * Test point **ICTRL** is the LTC7103 ICTRL pin that programs the average output current in constant current mode. This is left floating to set the average output current to 2.5A and the peak current limit to 3.7A | ||
+ | * Test point **TP6** is the voltage input to the LTC7103 | ||
+ | * Test point **12V** is the 12V output voltage of the LTC7103 | ||
+ | * Test point **GND1** is the ground relative to input supply | ||
+ | * Test point **VBUS** is the USB VBUS voltage which typically carries 5V | ||
+ | * Test point **D-** is the USB data+ signal | ||
+ | * Test point **D+** is the USB data- signal | ||
+ | * Test point **GND** is the isolated ground relative to output | ||
+ | |||
\\ | \\ | ||
==== USB Output Connectors ==== | ==== USB Output Connectors ==== | ||
{{ : | {{ : | ||
- | * Bottom receptacle (1) includes a USB Dedicated Charging Port (DCP) controller that enables | + | * Bottom receptacle (1) includes a USB Dedicated Charging Port (DCP) controller that enables |
- | * Top receptacle (2) is for general-purpose charging | + | * Top receptacle (2) is for general-purpose charging |
\\ | \\ | ||
---- | ---- | ||
==== Test setup ==== | ==== Test setup ==== | ||
{{ : | {{ : | ||
- | - Connect the input DC supply to P1 on [[ADI>EVAL-CN0509-EBZ|EVAL-CN0509-EBZ]]. Ensure safe connection because it may deal with input voltages up to 100 V. | + | - Connect the input DC supply to P1 on [[ADI> |
\\ | \\ | ||
Line 64: | Line 77: | ||
===== Schematic, PCB Layout, Bill of Materials ===== | ===== Schematic, PCB Layout, Bill of Materials ===== | ||
<WRAP round 80% download> | <WRAP round 80% download> | ||
- | [[http:// | + | [[adi>media/ |
* Schematics | * Schematics | ||
* PCB Layout | * PCB Layout |