Media Manager
Namespaces
Choose namespace
Media Files
Files in resources:fpga:docs:hdl
- activate_rx_interpolation_filters_write.png
- 1043×502
- 05 Apr 2017 14:51
- 64.8 KB
- activate_tx_interpolation_filters_write.png
- 1066×470
- 05 Apr 2017 14:51
- 65.3 KB
- ad9361_dma_data.png
- 1040×60
- 12 May 2017 15:28
- 3.7 KB
- ad9361_lvds_ddr_transmision.png
- 980×90
- 15 May 2017 15:02
- 5.6 KB
- altera_qsys_1.jpg
- 1103×802
- 04 Apr 2014 22:25
- 312.7 KB
- altera_quartus_1.jpg
- 1175×908
- 04 Apr 2014 22:25
- 276.5 KB
- altera_quartus_2.jpg
- 1175×818
- 04 Apr 2014 22:25
- 275.3 KB
- axi_ad9361.svg
- 15 Nov 2016 11:28
- 78.8 KB
- axi_dac_interpolate_transfer_sm.svg
- 26 Oct 2023 09:47
- 42.7 KB
- axi_hdmi_rx_core.svg
- 05 Sep 2016 11:00
- 52.1 KB
- axi_hdmi_rx_core_1.svg
- 02 Nov 2016 13:36
- 51.6 KB
- axi_hdmi_rx_core_2.svg
- 02 Nov 2016 13:39
- 51.6 KB
- axi_hdmi_rx_core_3.svg
- 28 Feb 2019 08:34
- 55.5 KB
- axi_hdmi_tx_core.svg
- 09 Aug 2016 15:32
- 50.8 KB
- axi_hdmi_tx_core_1.svg
- 02 Nov 2016 13:25
- 51.1 KB
- axi_hdmi_tx_core_2.svg
- 02 Nov 2016 13:32
- 50.7 KB
- axi_hdmi_tx_core_4.svg
- 27 Feb 2019 14:05
- 67 KB
- axi_hdmi_tx_core_5.svg
- 27 Feb 2019 14:30
- 67 KB
- axi_hdmi_tx_core_6.svg
- 10 Mar 2022 10:37
- 38.2 KB
- axi_pwm_gen_16.svg
- 03 Apr 2024 16:40
- 66.7 KB
- boot.zip
- 19 May 2017 17:12
- 924.7 KB
- default_const.png
- 1036×826
- 12 Nov 2014 14:27
- 89 KB
- f8_rx_jesd_path.png
- 1344×592
- 21 Mar 2019 13:27
- 96.8 KB
- f8_tx_jesd_path.png
- 1344×592
- 21 Mar 2019 13:29
- 96.1 KB
- fir_active_interpolators_all_ch_active.png
- 1702×719
- 05 Apr 2017 15:30
- 99 KB
- fir_decimation.png
- 1919×931
- 20 Mar 2017 15:21
- 113.9 KB
- fir_inactive_decimators_ch1_active.png
- 1677×694
- 05 Apr 2017 15:52
- 118.5 KB
- fir_inactive_decimators_ch1_active_int_activ.png
- 1704×717
- 05 Apr 2017 15:49
- 116.9 KB
- fir_inactive_fifo_ch1_active.png
- 1699×623
- 05 Apr 2017 15:38
- 88 KB
- fir_inactive_interpolators_ch1_active.png
- 1701×720
- 05 Apr 2017 15:38
- 97.2 KB
- fir_interpolation.png
- 1919×931
- 20 Mar 2017 15:22
- 156.4 KB
- fmcomms2_fir_2.svg
- 20 Mar 2017 15:13
- 155.5 KB
- fmcomms2_fir_clock_domains.svg
- 05 Apr 2017 15:26
- 225.9 KB
- fmcomms2_fir_rx_active_fft.png
- 1022×923
- 05 Apr 2017 15:03
- 116.7 KB
- fmcomms2_fir_setup_activate_dma_data_fft.png
- 1920×1080
- 05 Apr 2017 14:55
- 234 KB
- fmcomms2_fir_setup_activate_dma_data_waveform.png
- 1920×1080
- 05 Apr 2017 14:55
- 215.6 KB
- fmcomms2_fir_tx_active_fft.png
- 1022×925
- 05 Apr 2017 15:00
- 111.7 KB
- fmcomms2_fir_tx_rx_active_fft.png
- 1021×921
- 05 Apr 2017 15:03
- 114.9 KB
- fmcomms2_fir_tx_rx_active_waveform.png
- 1021×924
- 05 Apr 2017 15:00
- 89.5 KB
- fmcomms2_hdl_prcfg.png
- 927×534
- 28 Oct 2014 13:21
- 127.8 KB
- fmcomms2_setup_pr.png
- 1920×1080
- 12 Nov 2014 14:27
- 245.6 KB
- fmcomms2_txrx_loopback.jpg
- 1345×1939
- 05 Apr 2017 15:19
- 679.7 KB
- fmcomms2_vivado_interp_fir_tx.png
- 1142×476
- 12 May 2017 17:06
- 171.6 KB
- fmcomms2_vivado_ref_tx.png
- 1125×808
- 20 Mar 2017 15:20
- 185.4 KB
- fw_sync_basics.svg
- 04 Feb 2021 16:45
- 68.9 KB
- fw_sync_timing.svg
- 04 Feb 2021 16:45
- 244.8 KB
- f_8.jpg
- 897×134
- 19 Mar 2019 13:54
- 39.6 KB
- generic_rx_jesd_path.png
- 1035×303
- 20 Sep 2021 09:53
- 54.7 KB
- generic_tx_jesd_path.png
- 1000×303
- 20 Sep 2021 09:49
- 50.8 KB
- generig_jesd_tx_samples_ex2.png
- 980×499
- 20 Sep 2021 09:52
- 77.6 KB
- github_clone.jpg
- 1030×277
- 10 Mar 2014 21:44
- 41.7 KB
- github_library.jpg
- 260×323
- 11 Mar 2014 21:24
- 17.3 KB
- github_projects.jpg
- 262×195
- 11 Mar 2014 21:24
- 9.9 KB
- github_root.jpg
- 262×67
- 11 Mar 2014 21:24
- 3.4 KB
- gthe4_ips.png
- 387×168
- 04 Jan 2022 09:07
- 38.3 KB
- gtx_column.png
- 366×830
- 17 Nov 2016 15:24
- 67.3 KB
- hdl_cygwin_1.png
- 743×194
- 24 Feb 2017 20:16
- 7.4 KB
- hdl_cygwin_2.png
- 743×236
- 24 Feb 2017 20:16
- 12.8 KB
- hdl_cygwin_3.png
- 743×264
- 24 Feb 2017 20:16
- 13 KB
- hdl_cygwin_4.png
- 743×264
- 24 Feb 2017 20:16
- 7.7 KB
- hdl_cygwin_5.png
- 743×460
- 24 Feb 2017 20:16
- 33.2 KB
- hdl_cygwin_6.png
- 743×460
- 24 Feb 2017 20:45
- 33.5 KB
- hdl_cygwin_7.png
- 743×460
- 24 Feb 2017 20:45
- 23.7 KB
- hdl_cygwin_8.png
- 743×460
- 24 Feb 2017 20:45
- 19.2 KB
- hdl_cygwin_9.png
- 743×460
- 24 Feb 2017 20:45
- 24.1 KB
- hdl_cygwin_10.png
- 743×460
- 24 Feb 2017 20:45
- 18.2 KB
- hdl_cygwin_11.png
- 743×167
- 24 Feb 2017 20:45
- 7.5 KB
- hdl_cygwin_12.png
- 743×278
- 24 Feb 2017 22:42
- 13.7 KB
- hdl_cygwin_13.png
- 812×586
- 24 Feb 2017 22:42
- 37 KB
- hdl_cygwin_14.png
- 812×196
- 24 Feb 2017 22:42
- 10.4 KB
- hdl_cygwin_15.png
- 812×264
- 24 Feb 2017 22:42
- 14.7 KB
- hdmi_test_pattern.jpg
- 3341×1884
- 10 Mar 2022 16:55
- 1.3 MB
- m2k_architecture.jpg
- 934×784
- 29 May 2017 13:30
- 98.8 KB
- m2k_hdl_ref_design.png
- 1689×980
- 17 Dec 2019 13:53
- 232.3 KB
- m2k_hdl_ref_design.svg
- 17 Dec 2019 13:29
- 234.9 KB
- m2k_utilization.jpg
- 562×416
- 29 May 2017 13:30
- 40.4 KB
- m2k_utilization_hierarchy.jpg
- 1305×603
- 29 May 2017 13:30
- 195 KB
- pqsk_simulink_model.png
- 504×343
- 20 Oct 2014 17:51
- 13.6 KB
- pr_default.jpg
- 1085×772
- 08 Oct 2014 13:33
- 74.8 KB
- pr_design_flow.png
- 422×1063
- 20 Oct 2014 15:54
- 30.8 KB
- pr_generichdl.png
- 948×1096
- 28 Oct 2014 13:41
- 29.4 KB
- pr_hdl_bist.jpg
- 1142×850
- 08 Oct 2014 13:33
- 117.5 KB
- pr_hdl_qpsk.jpg
- 1143×910
- 08 Oct 2014 13:33
- 132.7 KB
- pr_hdl_qpsk.png
- 1143×916
- 14 Nov 2014 16:31
- 46.8 KB
- pr_setup.png
- 734×418
- 12 Nov 2014 14:27
- 47.7 KB
- pulsar_adc_pmod_hdl.svg
- 16 Nov 2021 15:52
- 90.8 KB
- qpsk_const.png
- 1038×830
- 12 Nov 2014 14:27
- 112.5 KB
- rfifo_hdl.svg
- 25 Jul 2016 15:36
- 83.5 KB
- rfifo_timing_diagram.png
- 1360×210
- 08 Aug 2016 16:02
- 27.1 KB
- runfiles.tar.gz
- 04 Aug 2016 21:15
- 4.1 MB
- sample_rx_jesd_path.png
- 980×499
- 20 Sep 2021 09:53
- 80.2 KB
- sample_tx_jesd_path.png
- 980×499
- 20 Sep 2021 09:49
- 79.4 KB
- srcfiles.tar.gz
- 04 Aug 2016 21:15
- 723.7 KB
- vga_test_pattern.jpg
- 2196×1607
- 10 Mar 2022 17:03
- 551.6 KB
- vivado_library_1.jpg
- 900×505
- 27 Jan 2015 13:00
- 59.4 KB
- vivado_library_2.jpg
- 900×505
- 27 Jan 2015 13:00
- 102.3 KB
- vivado_projects_1.jpg
- 900×505
- 27 Jan 2015 13:00
- 56.1 KB
- vivado_projects_2.jpg
- 900×505
- 27 Jan 2015 13:00
- 101 KB
![[root]](/resources/eval/user-guides/circuits-from-the-lab/cn0204?ns=&tab_files=files&do=media&tab_details=view&image=resources%3Afpga%3Adocs%3Ahdl%3Afmcomms2_txrx_loopback.jpg){kind=link}
File
- Date:
- 05 Apr 2017 14:34
- Filename:
- fmcomms2_txrx_loopback.jpg
- Caption:
- ASCII IICSA
- Photographer:
- Picasa
- Format:
- JPEG
- Size:
- 680KB
- Width:
- 1345
- Height:
- 1939
- Camera:
- samsung SM-G920F
- References for:
- Integrate FIR filters into the FMCOMMS2 HDL design
resources/eval/user-guides/circuits-from-the-lab/cn0204.txt · Last modified: 30 Jul 2021 07:20 by Victor Calinao, Jr