| Both sides previous revisionPrevious revisionNext revision | Previous revision |
| resources:eval:user-guides:adrv936x_rfsom:hardware [11 Mar 2021 17:17] – Brian OLoughlin | resources:eval:user-guides:adrv936x_rfsom:hardware [07 Dec 2023 14:49] (current) – Removed Board File Link Mike Jones |
|---|
| * Carrier Card Connector Dimensions: | * Carrier Card Connector Dimensions: |
| * {{:resources:eval:user-guides:adrv936x_rfsom:carrier_connector_locations.jpg?400|Connector Dimensions}} | * {{:resources:eval:user-guides:adrv936x_rfsom:carrier_connector_locations.jpg?400|Connector Dimensions}} |
| | * ADRV9361-Z7035 Step file: {{ :resources:eval:user-guides:adrv936x_rfsom:adrv9361-z7035.step.zip|}} A STEP-File is a widely used data exchange form of ISO 10303 which can represent 3D objects in Computer-aided design (CAD) and related information. |
| </WRAP> | </WRAP> |
| |
| * {{:resources:eval:user-guides:adrv9361-z7035:02-038702-01-f2.pdf|Rev F Schematics}} | * {{:resources:eval:user-guides:adrv9361-z7035:02-038702-01-f2.pdf|Rev F Schematics}} |
| * {{ :resources:eval:user-guides:adrv9361-z7035:05-038702-01-f2.7z|BOM (7 zipped)}} | * {{ :resources:eval:user-guides:adrv9361-z7035:05-038702-01-f2.7z|BOM (7 zipped)}} |
| * {{ :resources:eval:user-guides:adrv9361-z7035:08_038702f.7z|Allegro brd file (7 zipped)}} | |
| </WRAP> | </WRAP> |
| * Changes from Rev E to Rev F: | * Changes from Rev E to Rev F: |
| * The RF traces were modified to improve the insertion loss and the return loss as well as the EVM. | * The RF traces were modified to improve the insertion loss and the return loss as well as the EVM. |
| * This resulted in some layout changes for discrete capacitors | * This resulted in some layout changes for discrete capacitors |
| * On the SOM label the revision is shown as "F2" on the PCB artwork | * On the SOM the revision is shown as "F2" on the PCB artwork |
| * The reset button moved position | * The reset button moved position |
| |
| * {{:resources:eval:user-guides:adrv936x_rfsom:adrv9361-z7035_reve.pdf|Rev E Schematics}} | * {{:resources:eval:user-guides:adrv936x_rfsom:adrv9361-z7035_reve.pdf|Rev E Schematics}} |
| * {{:resources:eval:user-guides:adrv936x_rfsom:05_038702-e.xlsx|Rev E BOM}} | * {{:resources:eval:user-guides:adrv936x_rfsom:05_038702-e.xlsx|Rev E BOM}} |
| * {{:resources:eval:user-guides:adrv936x_rfsom:08_038702e.zip|Rev E Allegro Board File}} (This file is [[http://www.7-zip.org/7z.html|compressed]]). Get the [[https://www.cadence.com/en_US/home/tools/pcb-design-and-analysis/allegro-downloads-start.html|Allegro FREE Physical Viewer]] (You need 16.6 or higher). | |
| |
| </WRAP> | </WRAP> |
| * This has the notation error described above. | * This has the notation error described above. |
| * {{:resources:eval:user-guides:adrv936x_rfsom:05-041351-01-d3.xlsx|Rev D BOM}} | * {{:resources:eval:user-guides:adrv936x_rfsom:05-041351-01-d3.xlsx|Rev D BOM}} |
| * {{ :resources:eval:user-guides:adrv936x_rfsom:08_041351-01d.zip |Rev D Allegro Board File}} (This file is [[http://www.7-zip.org/7z.html|compressed]]). Get the [[https://www.cadence.com/en_US/home/tools/pcb-design-and-analysis/allegro-downloads-start.html|Allegro FREE Physical Viewer]] (You need 16.6 or higher). | |
| </WRAP> | </WRAP> |
| |
