Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision
Previous revision
resources:eval:user-guides:adrv936x_rfsom:hardware [11 Oct 2018 20:51] – [Revision D] Neil Wilsonresources:eval:user-guides:adrv936x_rfsom:hardware [07 Dec 2023 14:49] (current) – Removed Board File Link Mike Jones
Line 2: Line 2:
  
 Whether you want to understand the changes between revisions, or just understand how to probe the PCB, this is where all the information should be. Whether you want to understand the changes between revisions, or just understand how to probe the PCB, this is where all the information should be.
 +
 +===== ADRV936x - Mechanical =====
 +
 +The ADRV9361-Z7035 SDR 2X2 SOM uses a 20 layer PCB that measures 2.440” x 3.937” (62 mm x 100 mm). The 62mm x 100mm form factor is compatible with the DP10062 “Sick of Beige v1.0” specification from dangerousprototypes.com.  
 +
 +==== Connectors ====
 + 
 +The MicroHeaders used on ADRV9361-Z7035 are FCI 0.8mm BergStak®100-position Dual Row, BTB Vertical Receptacles (61082-101400LF). These receptacles mate with any of the FCI 0.8mm BergStak® 100-position Dual Row BTB Vertical Plugs (61083-10x400LF) to provide variable stack heights of 5mm, 6mm, 7mm or 8mm. The SOM uses the FCI “receptacle” while carrier cards use the “plug”. Both receptacle and plug include a PCB locator peg that can be used to design precisely mated SOM and carrier layouts.  
 +
 +{{ :resources:eval:user-guides:adrv936x_rfsom:user-guide:locator.png?600 | FCI BergStak receptacle locator peg }}
 +  
 +More information about these connectors can be found [[http://cdn.amphenol-icc.com/media/wysiwyg/files/drawing/61082.pdf | here ]]. 
 +
 +==== Dimensions =====
  
 The physical dimensions of the connectors, mounting holes and PCB is common between the ADRV9361-Z7035 and the ADRV9364-Z7020. The physical dimensions of the connectors, mounting holes and PCB is common between the ADRV9361-Z7035 and the ADRV9364-Z7020.
Line 7: Line 21:
 <WRAP round download> <WRAP round download>
 The Footprint is common between the two parts: The Footprint is common between the two parts:
-  * {{:resources:eval:user-guides:adrv936x_rfsom:08_038702d_conn_dim.pdf|Mounting holes and physical dimensions}}+    * {{:resources:eval:user-guides:adrv936x_rfsom:08_038702d_conn_dim.pdf|Mounting holes and physical dimensions}} 
 +  * Carrier Card Connector Dimensions: 
 +    * {{:resources:eval:user-guides:adrv936x_rfsom:carrier_connector_locations.jpg?400|Connector Dimensions}} 
 +  * ADRV9361-Z7035 Step file: {{ :resources:eval:user-guides:adrv936x_rfsom:adrv9361-z7035.step.zip|}} A STEP-File is a widely used data exchange form of ISO 10303 which can represent 3D objects in Computer-aided design (CAD) and related information. 
 +</WRAP>
  
 +==== Pinout =====
 +
 +<WRAP round download>
 The connector pinouts are a superset: The connector pinouts are a superset:
   * {{:resources:eval:user-guides:adrv936x_rfsom:adrv9361-z7035_pinout_jx_1-4_.pdf|ADRV9361-Z7035 Connector Pinout}}   * {{:resources:eval:user-guides:adrv936x_rfsom:adrv9361-z7035_pinout_jx_1-4_.pdf|ADRV9361-Z7035 Connector Pinout}}
   * {{:resources:eval:user-guides:adrv936x_rfsom:adrv9364-z7020_pinout_jx_1-4_.pdf|ADRV9364-Z7020 Connector Pinout}}   * {{:resources:eval:user-guides:adrv936x_rfsom:adrv9364-z7020_pinout_jx_1-4_.pdf|ADRV9364-Z7020 Connector Pinout}}
- 
-Carrier Card Connector Dimensions: 
-  * {{:resources:eval:user-guides:adrv936x_rfsom:carrier_connector_locations.jpg?400|Connector Dimensions}} 
 </WRAP> </WRAP>
  
Line 23: Line 41:
  
 <WRAP round download> <WRAP round download>
-    * {{:resources:eval:user-guides:adrv936x_rfsom:02_038702f_top.pdf|Rev F Schematics}}+    * {{:resources:eval:user-guides:adrv9361-z7035:02-038702-01-f2.pdf|Rev F Schematics}} 
 +    * {{ :resources:eval:user-guides:adrv9361-z7035:05-038702-01-f2.7z|BOM (7 zipped)}}
 </WRAP> </WRAP>
 +    * Changes from Rev E to Rev F:
 +      * The schematic did not change. We only made an adjustment to the layout.
 +      * The RF traces were modified to improve the insertion loss and the return loss as well as the EVM.
 +        * This resulted in some layout changes for discrete capacitors
 +      * On the SOM the revision is shown as "F2" on the PCB artwork
 +      * The reset button moved position
 +
  
 ==== Revision E ==== ==== Revision E ====
 +
 <WRAP round download> <WRAP round download>
   * {{:resources:eval:user-guides:adrv936x_rfsom:adrv9361-z7035_reve.pdf|Rev E Schematics}}   * {{:resources:eval:user-guides:adrv936x_rfsom:adrv9361-z7035_reve.pdf|Rev E Schematics}}
   * {{:resources:eval:user-guides:adrv936x_rfsom:05_038702-e.xlsx|Rev E BOM}}   * {{:resources:eval:user-guides:adrv936x_rfsom:05_038702-e.xlsx|Rev E BOM}}
-  * {{:resources:eval:user-guides:adrv936x_rfsom:08_038702e.zip|Rev E Allegro Board File}} (This file is [[http://www.7-zip.org/7z.html|compressed]]). Get the [[http://www.cadence.com/products/pcb/Pages/downloads.aspx|Allegro FREE Physical Viewer]] (You need 16.6 or higher). 
  
 </WRAP> </WRAP>
  
-=== Why do a Rev F? === 
-  * The schematic did not change. We only made an adjustment to the layout. 
-  * The RF traces were modified to improve the insertion loss and the return loss as well as the EVM. 
  
 ==== Revision C (First publicly available revision) ==== ==== Revision C (First publicly available revision) ====
Line 65: Line 88:
   * {{:resources:eval:user-guides:adrv936x_rfsom:adrv9364-z7020_revd.pdf|Rev D Schematics}}   * {{:resources:eval:user-guides:adrv936x_rfsom:adrv9364-z7020_revd.pdf|Rev D Schematics}}
     * This has the notation error described above.     * This has the notation error described above.
-  * {{ |Rev D Allegro Board File}} (This file is [[http://www.7-zip.org/7z.html|compressed]]). Get the [[http://www.cadence.com/products/pcb/Pages/downloads.aspx|Allegro FREE Physical Viewer]] (You need 16.6 or higher).+  * {{:resources:eval:user-guides:adrv936x_rfsom:05-041351-01-d3.xlsx|Rev D BOM}}
 </WRAP> </WRAP>
  
Line 81: Line 104:
   * Added a [[wp>Gigabit_Ethernet#1000BASE-KX|1000BASE-KX]] option for the Ethernet Phy (Ethernet Operation over Electrical Backplanes)   * Added a [[wp>Gigabit_Ethernet#1000BASE-KX|1000BASE-KX]] option for the Ethernet Phy (Ethernet Operation over Electrical Backplanes)
   * Improved the RF traces to have better insertion loss and return loss.   * Improved the RF traces to have better insertion loss and return loss.
 +
 +===== Carrier Support =====
 +
 +The ADRV9361-Z7035 supports all features on the [[adi>en/design-center/evaluation-hardware-and-software/evaluation-boards-kits/ADRV1CRR-FMC.html|ADRV1CRR-FMC]] carrier board.  The ADRV9364-Z7020  supports  a  subset  of features because the Zynq Z7020 has fewer available user I/Os. For the ADRV9364-Z7020 it is recommended to use the [[adi>en/design-center/evaluation-hardware-and-software/evaluation-boards-kits/ADRV1CRR-BOB.html|ADRV1CRR-BOB]] carrier.
  
 ===== Support ===== ===== Support =====
resources/eval/user-guides/adrv936x_rfsom/hardware.1539283893.txt.gz · Last modified: 11 Oct 2018 20:51 by Neil Wilson