Wiki

This version is outdated by a newer approved version.DiffThis version (25 Nov 2021 11:59) was approved by Laszlo Nagy.The Previously approved version (25 Nov 2021 10:55) is available.Diff

This is an old revision of the document!


ADRV9001/2 Quick Start Guides

The Quick Start Guides provide a simple step by step instruction on how to do an initial system setup for the ADRV9002NP/W1/PCBZ and ADRV9002NP/W2/PCBZ boards on various FPGA development boards. They will discuss how to program the bitstream, run a no-OS program or boot a Linux distribution.

Supported Carriers

The ADRV9002NP/W1/PCBZ and ADRV9002NP/W2/PCBZ is, by definition a “FPGA mezzanine card” (FMC), that means it needs a carrier to plug into. The carriers we support are:

Board ADRV9002NP
CMOS inteface LVDS interface
ZCU102
ZC706 VADJ 1.8V¹ N/A²
Zed Board VADJ 1.8V N/A²
Arria 10 SoC N/A³

¹ Instruction for reprogramming the VADJ can be found here and here
² See Cmos only operation section
³ Not supported due sub-optimal mapping of the clock pins from the source synchronous interfaces.

CMOS only operation

On the ZC706 / ZedBoard platforms the FMC connectors map to HR IO banks. The HR banks have a limitation that when using LVDS I/O standard you must set the bank VCCO voltage to 2.5V, however the ADRV9001 evaluation board is using IO supplies of 1.8V and does not have level shifters for the single ended lines. Therefore the VCCO of the banks must be set to 1.8 V (VADJ) and limiting the operation to CMOS mode only. More information on the limitation see 7 Series Select IO guide section 'LVDS and LVDS_25' and Table 1-43

Supported Environments

The supported OS are:

Board HDL Linux Software No-OS Software Required Minimum Release
ZCU102 WIP 2019-R2
ZC706 WIP 2020-R1
Zed Board WIP 2019-R2
Arria 10 SoC WIP 2020-R1

Hardware Setup

In most carriers, the ADRV9002NP/W1/PCBZ and ADRV9002NP/W2/PCBZ boards connects to the HPC1 connector (unless otherwise noted). The carrier setup requires power, UART (115200), ethernet (Linux), DisplayPort or HDMI (if available) and/or JTAG (no-OS) connections. A few typical setups are shown below.

Identify your hardware

Evaluation boards were equipped with different silicon revisions. All boards built since the middle of December 2020 have C0 silicon, older ones use B0 silicon these are no longer shipped. You can identify the board you have based on its label.

LabelSilicon Revision
B0
B0
C0
C0
Each revision of silicon requires its corresponding software support files in the later steps.

ZCU102 + ADRV9002NP

ZC706 + ADRV9002NP

Zed Board + ADRV9002NP

Support

Analog Devices will provide limited online support for anyone using the reference design with Analog Devices components via the EngineerZone.

resources/eval/user-guides/adrv9002/quickstart.1637837979.txt.gz · Last modified: 25 Nov 2021 11:59 by Laszlo Nagy