| Both sides previous revisionPrevious revisionNext revision | Previous revision |
| resources:eval:user-guides:ad-fmcomms3-ebz:hardware [07 Nov 2013 18:47] – [Downloads] Robin Getz | resources:eval:user-guides:ad-fmcomms3-ebz:hardware [09 Mar 2023 01:35] (current) – updated the design files download link Joyce Velasco |
|---|
| ====== AD-FMCOMMS3-EBZ Hardware ====== | ====== AD-FMCOMMS3-EBZ Hardware ====== |
| | \\ |
| |
| ===== Downloads ===== | ===== Schematic, PCB Layout, Bill of Materials ===== |
| |
| <WRAP round download 65%> | <WRAP round download 65%> |
| <WRAP info>This is the latest and greatest Rev "A" of this board, and is ready for production. Note that the Transfomers on the Rev D board are Mini Circuits [[http://www.minicircuits.com/pdfs/TCM1-63AX+.pdf|TCM1-63AX+]]. They are rated for a operating frequency between 10 MHz and 6 GHz. | <WRAP info>This is the latest, greatest and production worthy Rev "A" of this board (Although it indicates "A", this is not the first version, and there is no Rev B planned). |
| | \\ |
| | \\ |
| | Note that the RF transformers used as baluns on the Rev A board are Mini Circuits [[http://www.minicircuits.com/pdfs/TCM1-63AX+.pdf|TCM1-63AX+]]. They are rated for an operating frequency between 10 MHz and 6 GHz. |
| </WRAP> | </WRAP> |
| * {{:resources:eval:user-guides:ad-fmcomms3-ebz:ad-fmcomms3_reva.pdf|Rev A Schematics}} | [[adi>media/en/reference-design-documentation/design-integration-files/ad-fmcomms3-ebz-designsupport.zip|AD-FMCOMMS3-EBZ Design & Integration Files]] |
| * {{:resources:eval:user-guides:ad-fmcomms3-ebz:ad-fmcomms3-reva.zip}}|Rev A Gerbers}} | * Schematic |
| * {{:resources:eval:user-guides:ad-fmcomms3-ebz:ad-fmcomms3_reva.xls|Rev A Bill of materials}} | * PCB Layout |
| * {{:resources:eval:user-guides:ad-fmcomms3-ebz:ad-fmcomms3_reva.brd.7z|Rev A Allegro Board File}} (This file is [[http://www.7-zip.org/7z.html|compressed]]). Get the [[http://www.cadence.com/products/pcb/Pages/downloads.aspx|Allegro FREE Physical Viewer]] (You need 16.5 or higher). | * Bill of Materials |
| | * Allegro Project (get the [[https://www.cadence.com/en_US/home/tools/pcb-design-and-analysis/allegro-downloads-start.html|Allegro FREE Physical Viewer]]; you need 16.5 or higher) |
| </WRAP> | </WRAP> |
| |
| | ===== I/O Voltage ===== |
| | |
| | The [[ADI>AD-FMCOMMS3-EBZ]] (AD9361) assumes a VDD_INTERFACE voltage between 1.71V and 2.625V (1.8 to 2.5 +/- 5%), so on your FPGA carrier board, you should ensure that V<sub>ADJ</sub> is between these levels. Setting things to 3.3V will damage the part. |
| ===== Picture and Main components ===== | ===== Picture and Main components ===== |
| |
| {{:resources:eval:user-guides:ad-fmcomms2-ebz:fmcomms2c_layers.png?direct&600|}} | {{:resources:eval:user-guides:ad-fmcomms2-ebz:fmcomms2c_layers.png?direct&600|}} |
| |
| {{navigation AD-FMCOMMS3-EBZ#quickstart|Quick Start Guides#.:|Overview#reference_hdl|Reference HDL Design}} | |
