This version (10 Feb 2021 04:44) was approved by Robin Getz.The Previously approved version (25 Jan 2021 19:16) is available.Diff

Xilinx ISE HDL Reference Design

Analog Devices uses six designations to inform our customers where a semiconductor product is in its life cycle. From emerging innovations to products which have been in production for twenty years, we understand that insight into life cycle status is important. Device life cycles are tracked on their individual product pages on, and should always be consulted before making any design decisions.

This particular articl/edocument/design has been retired or deprecated, which means it is no longer maintained or actively updated, even though the devices themselves may be Recommended for New Designs or in Production. This page is here for historical/reference purposes only.

This design is targeted for Zynq based FPGA systems.

Reference Design

The reference design contains HDL blocks for interfacing with the various components of the motor control hardware:

  • ADC Interface - Implements the communication with the AD7401 sigma delta modulators present on the AD-FMCMOTCON1-EBZ and also the SINC3 filters for demodulating the 1-bit digital stream provided by these parts.
  • Controller - Implements the motor control algorithm. The algorithm is designed and simulated in Simulink from Matworks and afterwards translated to HDL using the Mathworks HDL Coder.
  • Speed Sensor Interface - Implements the algorithm for converting Hall, BEMF and Encoder signals into speed and position data.

All the HDL blocks connect to Chipscope ILA and VIO modules which provide the means to monitor and control their operation.

Details about the Chipscope interface and how to run the ISE project can be found in the ISE Project with Chipscope Quick Start Guide.



Navigation - AD-FMCMOTCON1-EBZ

resources/eval/user-guides/ad-fmcmotcon1-ebz/reference_hdl/ise.txt · Last modified: 10 Feb 2021 04:44 by Robin Getz