Wiki

This version (20 Sep 2019 11:29) was approved by Cristian.Orian.The Previously approved version (20 Sep 2019 11:28) is available.Diff

AFE Board Hardware Overview

The AFE board receives the optical reflected signal, converts it to an electrical signal and transfers it to the ADC on the DAQ board. The optical signal is converted using a 16 channel APD array from First Sensor. The 16 current outputs are fed to four LTC6561, low-noise four-channel, transimpedance amplifiers (TIA)with 220MHz bandwidth. They feature 74kΩ transimpedance gain and 30µA linear input current range. The measurement range can be increased from 30µA to at least 3mA. However, in saturation the pulse width widens (in a predictable manner). An internal 4-to-1 MUX is used to select the output channel. The output voltage is single-ended and swings 2Vpp.

AFE Block Diagram

The single-ended output is converted to a differential voltage using an ADA4950. The differential gain is set to 1 and the appropriate common mode voltage Vcm is applied. In case there is no signal at the input, the output differential voltage should be zero, otherwise there would be excessive current at the ADA4950 output. The no signal differential voltage is reduced using a negative feedback circuit featuring the LT6016 rail-to-rail input operational amplifiers and the ADR3525, a low power, high precision CMOS voltage reference. Also, a programmable voltage at the inverting inputs of the ADA4950 ICs contributes to the proper functioning of this negative feedback circuit. The Vcm is set by using the dedicated common mode voltage pins on the ADA4950 and the AD9094 on the DAQ board, respectively. The LT8331 is used to generate the bias voltage for the APD, which is programmable between -120V and -300V. Additionally, the APD temperature is measured, which enables the adjustment of the bias voltage for maximum APD SNR regardless of temperature. The APD bias voltage can be set according to the following formula:

N = ((-122V-Vbias)*4096)/(5V*18.18), where N is the DAC code and Vbias is the desired APD bias voltage in volts. If N = 0, Vbias is around -122V.

At the single ended output, the resting voltage is approximately 1.0V. Loaded with 100Ω or higher load, the output can swing to 3V. This is equivalent to a 2VP-P swing. However, in case there is low frequency noise at the input current, the resting voltage is no longer a constant of approximately 1.0V. In order to mitigate this problem, a negative feedback circuit is used. The loop bandwidth must be low such that it doesn’t affect the useful narrow signal pulses received from the APD.

AFE board signal chain

The TIA output is fed to the ADA4950, a buffer which converts the signal from single-ended to differential. The differential gain is 1 and the output common mode voltage is set to about 1.4V via an input. The buffer inverting input Vtilt, which is programmable, must be set equal to Vrest, otherwise the difference between the two will be repeated at the output as a differential voltage. Vtilt can be set using the following formula:

N = (Vtilt * 4096)/(5V),where N is the DAC code and Vtilt is the desired tilt voltage in volts. For Vtilt = 1V, N = 819.



Navigation - AD-FMCLIDAR1-EBZ

resources/eval/user-guides/ad-fmclidar1-ebz/hardware_afe.txt · Last modified: 20 Sep 2019 11:29 by Cristian.Orian