This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
eval:sdp:userguide [06 Apr 2011 15:20] – Approved Jean McAdam | resources:eval:sdp [07 Sep 2021 18:40] (current) – fixed link to sdp-s1 Michael Bradley | ||
---|---|---|---|
Line 1: | Line 1: | ||
- | ====== System Demonstration Platform ====== | + | ======= System Demonstration Platform |
- | The SDP Wiki consists of: | + | The SDP Family |
- | * Intro (this page) | + | * Controller Boards |
- | * [[Getting Started]] - provides | + | *[[resources/ |
- | * [[Hardware Description]] - provides information on the EVAL-SDP-CB1Z components. | + | *[[resources/ |
- | * [[Schematics]] - provides | + | *[[resources/ |
+ | | ||
+ | | ||
+ | * 3rd Party Tools | ||
+ | * [[resources/ | ||
+ | * [[resources/ | ||
+ | * [[resources: | ||
- | ===== Preface ===== | + | Further information |
- | The SDP is used as part of the evaluation system for many ADI components. The SDP board is designed to be used in conjunction with various ADI component evaluation boards as part of a customer evaluation environment. The SDP provides [[wp> | + | * [[resources/eval/sdp/FAQ|FAQ]] |
- | + | ||
- | ===== Product Overview ===== | + | |
- | + | ||
- | The board features: | + | |
- | + | ||
- | | + | |
- | * Core performance up to 600 MHz | + | |
- | * 208 -ball CSP-BGA package | + | |
- | * 24 MHz CLKIN oscillator | + | |
- | * 5 Mbits of internal RAM memory | + | |
- | * 32Mb flash memory | + | |
- | * [[http://www.numonyx.com/Documents/ | + | |
- | * Numonyx M25P32 | + | |
- | * SDRAM memory | + | |
- | * [[http:// | + | |
- | * 2 x 120-pin small foot print connectors | + | |
- | * [[http:// | + | |
- | * Blackfin processor peripherals exposed | + | |
- | * SPI | + | |
- | * SPORT | + | |
- | * TWI/I2C | + | |
- | * GPIO | + | |
- | * PPI | + | |
- | * Asynchronous Parallel | + | |
For more information, | For more information, | ||
- | |||
- | |||