This version is outdated by a newer approved version.DiffThis version (26 Jun 2012 16:04) is a draft.
Approvals: 0/1

This is an old revision of the document!

AD9739 Evaluation Board Quick Start Guide

Getting Started with the AD9122 Evaluation Board

What's in the Box

  • AD9739-EBZ Evaluation Board
  • Mini-USB Cable
  • AD9739 Evaluation Board CD
  • Digital Pattern Generator (DPG2): ADI HSC-DAC-DPG-BZ
  • +5Vdc Power Supply Ex: Agilent E3630A
  • Low Phase Noise Clock Source or ADF4350 Evaluation Board
  • Spectrum Analyzer Ex: Agilent PSAA or Rohde Schwarz FSU
  • PC: Windows PC with 2 or more USB ports


The AD9739 Evaluation Board connects to the Analog Devices Digital Pattern Generator (DPG2) to allow for quick evaluation of the AD9739. The DPG2 allows the user to create many types of digital vectors and transmit these at speed to the AD9739 in any of the AD9739 operating modes. The AD9739 evaluation board is configured over USB with accompanying PC software.

Software Installation

The DAC Software Suite plus AD9739 Update should be installed on the PC prior connecting the hardware to the PC. The DAC Software Suite is included on the Evaluation Board CD, or can be downloaded from the DPG web site at This will install DPGDownloader (for loading vectors into the DPG2) and the AD9739 SPI Controller application.

Hardware Setup

To operate the board, a power supply capable of +5vdc, 2A should be connected to J17. A spectrum analyzer or an oscilloscope to view the DAC output should be connected to J1/J2 (depending on board version). The diagram in Figure 1shows the location of each connection. A low jitter (< 0.5psec RMS) sine or square wave clock source should be connected to J3. The DC level of the clock is unimportant since the clock is AC-coupled on the evaluation board before the CLKP/N inputs. The included USB cable should be used to connect the Evaluation Board to a PC.

Evaluation Board Editions

The AD9739 Evaluation Board has four versions: “Normal” (AD9739-EBZ), “Mix Mode” (AD9739-MIX-EBZ), and “CMTS” (AD9739-CMTS-EBZ) and the newer AD9739-R2-EBZ.

The three previous evaluation boards are now obsolete, and have all been replaced by the AD9739-R2-EBZ. References to the older evaluation boards remain in the documentation for users with the older boards. The four editions differ only in the output stage configuration. The software used to evaluate all four boards is identical.


The new R2 board is designed to allow evaluation of the AD9739 over the entire operating range. It uses a TC1-33-75G2+ balun transformer, as shown in Figure 2.


In normal mode, there is no filter and the only components are the 90Ω resistors to terminate the DAC outputs and the two transformers (balun and center tap) as shown in Figure 3. (All customers should now use the AD9739-R2-EBZ board)


The Mix-Mode configuration is targeted at applications using the 2nd and 3rd Nyquist zones using the analog mix mode. In this application, the ETC1-1-13 balun transformer is used as shown in Figure 4. (All customers should now use the AD9739-R2-EBZ board)


This configuration was for applications targeting cable infrastructure applications up to 1GSPS. The output configuration for this application is shown in Figure 4. In this configuration, a JTX-2-10T transformer is used, which is effectively a balun and center-tap transformer in one package. A filter network is used to help balance the impedance between the DAC and transformer, and helps to knock down some of the images in the 2nd Nyquist zone. These images would otherwise end up folding back into the desired 1GHz bandwidth (depending on the location of the desired carriers). (All customers should now use the AD9739-R2-EBZ board)

Getting Started

This quick-start will setup a single-tone output from the AD9739 to provide a brief introduction to the part, as well as a basic functionality test. Note that while this is a valid setup on all three versions of the board, it should not be used for performance measurements. For performance testing, ensure that an appropriate vector and frequency plan is used with the correct board version. To begin, open the AD9739 SPI application (Start > Programs > Analog Devices > AD9739-EBZ > AD9739 SPI). Connect a +5Vdc power supply to J17, and connect a 2GHz, 0dBm clock to J3.

Enable Mu Controller

In order to optimize and lock the Mu Controller, it is only necessary to have the DAC clock running (no data needs to be presented). Click the MU_ENA button in the MU Controller section of the SPI controller, as shown in Figure 5. Then run the SPI controller by clicking on the Run button ( ) in the upper left of the screen.

Generating a Test Vector

Open DPGDownloader (Start > Programs > Analog Devices > DPG > DPGDownloader). Ensure that “AD9739” is selected in the Evaluation Board drop-down list. For this evaluation board, “LVDS” is the only valid Port Configuration, and will be selected automatically. The Data Clock Frequency display should read approximately 500MHz. Click on Add Generated Waveform, and then Single Tone, as shown in Figure 6. A Single Tone panel will be added to the vector list. Start by entering the Clock Frequency (2GHz in this case). You can enter 2G in the box. Next, enter 200MHz (200M) as the desired frequency of the tone. The DAC Resolution should be set at 14 bits. Next, in the lower portion of the screen, select “1: Single Tone” as the Data Vector. The other options can be left at their default.After the DPG2 is correctly setup, click the Download button ( ) in the lower right, then the Play button ( ) to begin vector playback into the AD9739.

Enable LVDS Controller

Once the pattern is loaded into the DPG2 and running, the final step is to enable the LVDS Controller. In the AD9739 SPI controller, enable the RCV_LOOPand RCV_ENAbuttons. Click the Run button ( ). Once the run is complete, the RCVR LCKand RCVR TRX ONindicators should be green, as shown in Figure 9. Another way to verify that the controller is in the correct spot (and not on the edge) is to check the status of the four status bits which sample the rising edge of the DCI at four different phases. DCI PHS1should always be high, and DCI PHS3should always be low. The other bits will toggle as the LVDS controller searches for the correct timing. The ideal case is shown in Figure 10. Increasing the value of the FINE_DEL_SKEWallows for a wider search around the DCI edge, and should reduce the toggling on PHS0and PHS2. This is usually required when the DCI signal has a lot of jitter.


The final result of this setup should be as shown in Figure 11.

SPI Controller

The SPI controller software is broken up into numerous sections. Several of them are described here, as they pertain to the evaluation board. For complete descriptions of each SPI register, see the AD9739 datasheet. In the interest of continuous quality improvements, the images below may not exactly match your version of the software.

SPI Settings and Powerdown/Reset

These bits (shown in Figure 12) control the operation of the SPI port on the AD9739, as well as the master reset and individual power-down bits. Changing the SDIO DIR or DATADIR bits will cause the SPI controller application to stop functioning correctly. Do not change these bits. The Reset button is “sticky”, that is, the part will stay in reset for as long as the button is enabled. To reset the part, set this bit, run the SPI controller, then unset this bit and run the controller again.

Controller Clock Controls and Analog FS controls

The Controller Clock controls enable the Mu Controller and LVDS controllers. For normal operation, both of these should be enabled. The Clock GEN PDswitch powers down the clocking structure, and should be left disabled for normal use. The DAC current ouput has an adjustable full-scale value. The FSC Setoption allows for this adjustment. After running the SPI controller, the full-scale current in miliamps will be displayed here. Mu Controller Clock Enable: Register 0x02 Bit 0 LVDS Controller Clock Enable: Register 0x02 Bit 1 Analog Full-Scale Setting (10 bit Gain DAC 10-30mA adjustment): Register 0x06 bit 0:8, Register 0x07 bits 0,1

Decoder Controller and IRQ Controls

Decoder Mode: Register 0x08 Bits 0,1 0x0 – Normal Mode 0x1 – Return to zero (RZ) Mode 0x2 – Mix Mode

Cross Control

CLKP Offset Setting: Register 0x24 Bits 0-3 CLKP Direction Bit: Register 0x24 Bit 4 CLKP Offset Setting: Register 0x25 Bits 0-3 CLKP Direction Bit: Register 0x25 Bit 4 Damp: Register 0x25 Bits 7 Mu Controller Enable: Register 0x26 Bit 0 (Set to 1 to enable the controller) Mu Controller Gain: Register 0x26 Bits 1,2 (Optimal Setting is a Gain of 1) MU Desired Phase: Desired Phase Value for Phase to Voltage Converter to Optimize Mu Controller. The optimal setting is negative 6 (max of 16) . Register 0x27 bits 0-4 Slope: Slope the mu contoller will lock onto Register 0x26 bit 6 (Optimal setting is Negative slope set bit to 0) MU_DEL_Manual: Register 0x28 bits 0-7 and 0x27 bits 6,7: Sets the point where the Mu Controller begins to search. It is best to set it to the middle of the delay line . The maximum Mu delay is 432, so set these bits to approximately 220. Mode: Register: 0x26 Bits 4, 5 Sets the Mode in which the Controller searches: 0x00 – Search and Track (Optimal Setting) 0x01 – Track Only 0x10 – Search Only 0x11 – Invalid Search Mode: 0x27 – Bits 5, 6 Sets the Mode in which the search for the optimal phase is performed 0x00 – Down 0x01 – Up 0x10 – Up/Down (Optimal Setting) 0x11 – Invalid Search GB: sets a GB from the beginning and end of the Mu Delay line in which the Mu controller will not enter into unless it does not find a valid phase outside the GB. Register 0x29 bits 0-4. Optimal value is Decimal 11. Tolerance: Sets the Tolerance of the phase search. Register 0x29 bit 7 0 – Not Exact. Can find a phase within 2 phases of the desired phase 1- Exact. Finds the exact phase you are targeting (Optimal Setting) ContRST: Controls whether the controller will reset or continue if it does not find the desired phase 0 – Continue (Optimal Setting) 1 – Reset Phase Detector Enable: Register 0x24 bit 5. Enables the Phase Detector (Set to 1 to enable the Phase Detector) Phase Detector Comparator Boost: Optimizes the bias to the Phase Detector (Set to 1 to enable) Bias: Register 0x24 Bits 0-3: Manual Control of the bias if the Boost control is not enabled Duty Cycle Fix: Register 0x25 Bit 7 Enables the duty cycle correction in the Mu Controller. Recommended to always enable (Set to 1 to enable) Direction: Register 0x25 Bit 6 Sets the direction that the duty cycle will be corrected 0 – Negative (Optimal Setting) 1 - Positive Offset: Register Register 0x25 Bit 0-5 Sets the Duty Cycle Correction manually if Fix is not enabled The status read back bits for the mu controller are as follows: MU_LCK: Register 0x2A bit 0 (value of 1 means the controller is locked) LST_LCK: Register 0x2A bit 1 (Value of 1 means the control lost lock) In order to read back the present MU Delay and phase value, it is necessary to set the Read bit high and then low before the values can be read back: Read: Register 0x26 Bit 3 Mu Delay Readback: Register 0x28 bits 0-7 and 0x27 bits 6,7 (Total of 9 bits in the read back the maximum Mu delay value is d432 or x1B0) MUD_PH_Readback: Register 0x27 bits 0-4 – Phase the controller locked to. In order to use the Mu controller in manual mode the following bits are utilized: Mu Controller Enable: Register 0x26 Bit 0 (Set to 0 to disable the controller) MU_DEL_Manual: Register 0x28 bits 0-7 and 0x27 bits 7,8. (Total of 9 bits the maximum Mu delay value is d432 or x1B0)

LVDS Receiver Controls

RCV_LOOP - On (Register 0x10 bit 1 set to 1) RCV_ENA - On (Register 0x10 bit 0 set to 1) LCKTHR - 2 (Register 0x15 bits 0-4) RVCR_GAIN - 1 (Register 0x11 bit 0 set to 1) FINE_DELAY_MID - 7 (Register 0x11 bits 2-5) FINE_DELAY_SKEW - 2 (Register 0x13 bits 0-4) Sample_Delay: Sets the midpoint where the controller begins to search Register 0x11 bits 6,7 Register 0x12 Optimal value is 166 which is the center of the delay line. The maximum delay value is d333 or x14D. DCI_Delay: Must be equal to the Sample_delay. Register 0x13 bits 4-7 Register 0x14 bits 0-5. Optimal value is also 166 which is the center of the delay line. The maximum delay value is d333 or x14D. o ensure that the LVDS Controller is locked and tracking check the status of the following bits: RCVR Lock (Register 0x21 bit 0) This should be high if the controller is locked TRK_ON (Register 0x21 bit 3) This should be high if the controller is tracking

resources/eval/dpg/ad9739-ebz.1340719447.txt.gz · Last modified: 26 Jun 2012 16:04 by Michael Fowler