This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
resources:eval:dpg:ad9154-ebz [20 Jun 2017 23:03] – Bailey Meyer | resources:eval:dpg:ad9154-ebz [28 Jul 2017 20:46] (current) – Bailey Meyer | ||
---|---|---|---|
Line 2: | Line 2: | ||
===== Getting Started with the AD9154-EBZ Evaluation Board and Software ===== | ===== Getting Started with the AD9154-EBZ Evaluation Board and Software ===== | ||
==== What's in the Box ==== | ==== What's in the Box ==== | ||
- | * [[adi> | + | * [[adi> |
* Evaluation Board CD | * Evaluation Board CD | ||
* Mini-USB Cable | * Mini-USB Cable | ||
Line 14: | Line 14: | ||
The AD9154-EBZ connects to a DPG3. The AD9154 is a quad JESD204B signal processing RF Digital to Analog Converter. The DPG3 automatically formats the data and sends it to the AD9154-EBZ via its JESD204B lanes. The Evaluation Board (EVB) runs from a single +5V lab supply. A clock distribution chip AD9516 is included on this EVB as a clock fan-out and frequency divider for the DACCLK, JESD204B SYSREF signals, and a CFRAME clock used by the DPG3. | The AD9154-EBZ connects to a DPG3. The AD9154 is a quad JESD204B signal processing RF Digital to Analog Converter. The DPG3 automatically formats the data and sends it to the AD9154-EBZ via its JESD204B lanes. The Evaluation Board (EVB) runs from a single +5V lab supply. A clock distribution chip AD9516 is included on this EVB as a clock fan-out and frequency divider for the DACCLK, JESD204B SYSREF signals, and a CFRAME clock used by the DPG3. | ||
===== AD9154 Evaluation Software ===== | ===== AD9154 Evaluation Software ===== | ||
- | There are two evaluation softwares available for the AD9154: ACE, the preferred evaluation software from ADI, and the legacy SPIPro graphical user interface (GUI). Both are included on the Evaluation Board CD. ACE can also be downloaded from the ACE website at https:// | + | There are two evaluation softwares available for the AD9154: ACE, the preferred evaluation software from ADI, and the legacy SPIPro graphical user interface (GUI). Both are included on the Evaluation Board CD. ACE can also be downloaded from the ACE website at https:// |
===== Hardware Setup ===== | ===== Hardware Setup ===== | ||
| | ||
+ | <WRAP center> | ||
- | {{: | + | | {{ {{ : |
- | | Figure 1. AD9154-EBZ Lab Block Diagram | + | |
- | {{: | + | | Figure 1. AD9154-EBZ Lab Block Diagram |
- | | Figure 2. Top view of AD9154-EBZ | + | </ |
+ | <WRAP center> | ||
+ | |||
+ | | {{ {{ : | ||
+ | |||
+ | | Figure 2. Top view of AD9154-EBZ | ||
+ | </ | ||
Connect +5.0V to P5, GND to P6. A low phase noise high frequency clock source should be connected to the SMA connector J1 (CLK_IN). A spectrum analyzer should be connected to the SMA connector J17. Connect J4, J5, and J7 to an oscilloscope. The evaluation board connects to the DPG3 through the connector P4. The PC should be connected to the EVB using the mini-USB connector XP2. Figure 1 shows a block diagram of the set-up. | Connect +5.0V to P5, GND to P6. A low phase noise high frequency clock source should be connected to the SMA connector J1 (CLK_IN). A spectrum analyzer should be connected to the SMA connector J17. Connect J4, J5, and J7 to an oscilloscope. The evaluation board connects to the DPG3 through the connector P4. The PC should be connected to the EVB using the mini-USB connector XP2. Figure 1 shows a block diagram of the set-up. | ||
Line 38: | Line 45: | ||
=== Using ACE === | === Using ACE === | ||
- | 1. Open ACE (Start > All Programs > Analog Devices > ACE > ACE). The {{: | + | 1. Configure the hardware according to the hardware set-up instructions given in the Hardware Setup section above. Set the frequency of the DAC clock signal generator to 1.5 GHz, and the output level to 3dBm. The spectrum analyzer can be configured as shown in Figure 9 with a resolution bandwidth of 100kHz. Choose an Input Attenuation of 24dB. |
+ | |||
+ | 2. Open ACE (Start > All Programs > Analog Devices > ACE > ACE). The {{: | ||
<WRAP center> | <WRAP center> | ||
| {{ {{ : | | {{ {{ : | ||
- | | Figure | + | | Figure |
</ | </ | ||
- | Ensure that the {{: | + | Ensure that the {{: |
<WRAP center> | <WRAP center> | ||
| {{ {{ : | | {{ {{ : | ||
- | | Figure | + | | Figure |
</ | </ | ||
Line 59: | Line 68: | ||
| {{ {{ : | | {{ {{ : | ||
- | | Figure | + | | Figure |
</ | </ | ||
Line 67: | Line 76: | ||
| {{ {{ : | | {{ {{ : | ||
- | | Figure | + | | Figure |
</ | </ | ||
- | Double click on the dark blue AD9154 chip block in the board block diagram. The chip block diagram should appear, as shown in Figure | + | Double click on the dark blue AD9154 chip block in the board block diagram. The chip block diagram should appear, as shown in Figure |
<WRAP center> | <WRAP center> | ||
| {{ {{ : | | {{ {{ : | ||
- | | Figure | + | | Figure |
</ | </ | ||
- | 2. Open DPGDownloader. (Start > All Programs > Analog Devices > DPG > DPGDownloader). DPGDownloader GUI will come up. Select the Port configuration QBF 1X8 85G 425M. The configuration progress bar will then show a moving green indication. Once port configuration is complete, select “Add Generated Waveform” and “Single Tone." Set Data Rate to 750 MHz, Desired Frequency to 112 MHz, Amplitude to -1.0 dBFS, uncheck unsigned, check Generate Complex Data (I&Q). Under Data Playback, select I data for DAC 0 and DAC2, and Q data for DAC 1 and DAC3. These settings should match those in the DPGDownloader panel in Figure | + | 3. Open DPGDownloader. (Start > All Programs > Analog Devices > DPG > DPGDownloader). DPGDownloader GUI will come up. Select the Port configuration QBF 1X8 85G 425M. The configuration progress bar will then show a moving green indication. Once port configuration is complete, select “Add Generated Waveform” and “Single Tone." Set Data Rate to 750 MHz, Desired Frequency to 112 MHz, Amplitude to -1.0 dBFS, uncheck unsigned, check Generate Complex Data (I&Q). Under Data Playback, select I data for DAC 0 and DAC2, and Q data for DAC 1 and DAC3. These settings should match those in the DPGDownloader panel in Figure |
+ | <WRAP center> | ||
- | {{: | + | | {{ {{ : |
- | | Figure | + | | Figure |
+ | </ | ||
- | f. Click Download ({{: | + | 4. Click Download ({{: |
- | 8. Here is what you will see at the output of DAC0 on the Spectrum Analyzer. \\ \\ | + | 5. Here is what you will see at the output of DAC0 on the Spectrum Analyzer. \\ \\ |
+ | <WRAP center> | ||
- | {{: | + | | {{ {{ : |
- | | Figure | + | | Figure |
+ | </ | ||
- | 9. Here’s what you will see on DAC1, DAC2, and DAC3 on the scope. | + | 6. Here’s what you will see on DAC1, DAC2, and DAC3 on the scope. |
+ | <WRAP center> | ||
- | {{: | + | | {{ {{ : |
- | | Figure | + | | Figure |
+ | </ | ||
=== Using the SPIPro software === | === Using the SPIPro software === | ||
- | 1. Configure the hardware according to the hardware set-up instructions given in the Hardware Setup section above. Set the frequency of the DAC clock signal generator to 1.5 GHz, and the output level to 3dBm. The spectrum analyzer can be configured as shown in Figure | + | 1. Configure the hardware according to the hardware set-up instructions given in the Hardware Setup section above. Set the frequency of the DAC clock signal generator to 1.5 GHz, and the output level to 3dBm. The spectrum analyzer can be configured as shown in Figure |
- | 2. On your lab computer, open the AD9154 SPIPro application (Start > All Programs > Analog Devices > AD9154 > AD9154 SPI). You will see the GUI shown in Figure | + | 2. On your lab computer, open the AD9154 SPIPro application (Start > All Programs > Analog Devices > AD9154 > AD9154 SPI). You will see the GUI shown in Figure |
+ | <WRAP center> | ||
+ | | {{ {{ : | ||
- | + | | Figure | |
- | {{: | + | </ |
- | | Figure | + | |
3. SPIPro Start Up Sequence. | 3. SPIPro Start Up Sequence. | ||
Line 123: | Line 138: | ||
e. Press the “Configure DAC and Clock” Button | e. Press the “Configure DAC and Clock” Button | ||
- | f. The JESD204B PLL Lock Readback light should turn green and register bit settings will be populated. The GUI will look like Figure | + | f. The JESD204B PLL Lock Readback light should turn green and register bit settings will be populated. The GUI will look like Figure |
4. DPGDownloader Start Up Sequence | 4. DPGDownloader Start Up Sequence | ||
- | a. Open DPGDownloader. (Start > All Programs > Analog Devices > DPG > DPGDownloader). DPGDownloader GUI will come up as shown Figure | + | a. Open DPGDownloader. (Start > All Programs > Analog Devices > DPG > DPGDownloader). DPGDownloader GUI will come up as shown Figure |
b. Select the Port configuration QBF 1X8 85G 425M. The configuration progress bar will then show a moving green indication. | b. Select the Port configuration QBF 1X8 85G 425M. The configuration progress bar will then show a moving green indication. | ||
- | c. Once port configuration is complete, select “add generated waveform” and “single tone”. | + | c. Once port configuration is complete, select “Add Generated Waveform” and “Single Tone”. |
d. Set Data Rate to 750 MHz, Desired Frequency to 112 MHz, Amplitude to -1.0 dBFS, uncheck unsigned, check Generate Complex Data (I&Q). | d. Set Data Rate to 750 MHz, Desired Frequency to 112 MHz, Amplitude to -1.0 dBFS, uncheck unsigned, check Generate Complex Data (I&Q). | ||
- | e. Under Data Playback, select I data for DAC 0 and DAC2, and Q data for DAC 1 and DAC3. | + | e. Under Data Playback, select I data for DAC 0 and DAC2, and Q data for DAC 1 and DAC3. The DPGDownloader settings should resemble Figure 14. |
- | f. Click Download ({{: | + | f. Click Download ({{: |
- | 5. On SPIPro Quick Start Tab, click “Read All Registers” and confirm the GUI looks the same as Figure | + | 5. On SPIPro Quick Start Tab, click “Read All Registers” and confirm the GUI looks the same as Figure |
6. The current on the 5V supply should read around 1800mA - 1950mA. | 6. The current on the 5V supply should read around 1800mA - 1950mA. | ||
- | + | <WRAP center> | |
- | {{: | + | | {{ {{ : |
- | | Figure 4. Fully Configured AD9154 SPIPro | + | |
+ | | Figure 12. Fully Configured AD9154 SPIPro | ||
+ | </ | ||
+ | <WRAP center> | ||
+ | | {{ {{ : | ||
- | {{: | + | | Figure |
- | | Figure | + | </ |
- | + | <WRAP center> | |
- | + | ||
- | {{: | + | |
- | | Figure 6 Fully Configured DPG Downloader Panel | | + | |
+ | | {{ {{ : | ||
+ | | Figure 14. Fully Configured DPG Downloader Panel | | ||
+ | </ | ||
7. Here is what you will see at the output of DAC0 on the Spectrum Analyzer. \\ \\ | 7. Here is what you will see at the output of DAC0 on the Spectrum Analyzer. \\ \\ | ||
+ | <WRAP center> | ||
+ | | {{ {{ : | ||
- | {{: | + | | Figure |
- | + | </ | |
- | | Figure | + | |
8. Here’s what you will see on DAC1, DAC2, and DAC3 on the scope. | 8. Here’s what you will see on DAC1, DAC2, and DAC3 on the scope. | ||
+ | <WRAP center> | ||
- | {{: | + | | {{ {{ : |
- | | Figure | + | | Figure |
+ | </ | ||
===== ACE Software Features ===== | ===== ACE Software Features ===== |