This shows you the differences between two versions of the page.
Both sides previous revision Previous revision | |||
resources:eval:dpg:ad9152-ebz [13 Jul 2017 20:48] Bailey Meyer |
resources:eval:dpg:ad9152-ebz [13 Jul 2017 20:59] Bailey Meyer |
||
---|---|---|---|
Line 78: | Line 78: | ||
</WRAP> | </WRAP> | ||
- | 6. Double click on the dark blue AD9152 on the board diagram. Ensure that the settings of the AD9122 match with the chip diagram in the figure below and click "Apply Changes." The "Poll Devices" button and PLL Locked should both be enabled. If neither are enabled, click "Read All" or reset the board, reset the chip, and reapply the settings for the board and chip. For more information about ACE, see the "ACE Software Features" section.\\ \\ | + | 6. Double click on the dark blue AD9152 on the board diagram. Ensure that the settings of the AD9152 match with the chip diagram in the figure below and click "Apply Changes." The "Poll Devices" button and JESD PLL Locked should both be enabled. If neither are enabled, click "Read All" or reset the board, reset the chip, and reapply the settings for the board and chip. For more information about ACE, see the "ACE Software Features" section.\\ \\ |
<WRAP center> | <WRAP center> | ||