Wiki

Analog Devices Wiki

English
English
简体中文
简体中文
日本語
日本語
Руccкий
Руccкий

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Next revision		Previous revision
resources:eval:dpg:ad9142-m5375-ebz [03 Dec 2012 08:35] – created Patrick Xuanresources:eval:dpg:ad9142-m5375-ebz [04 Dec 2012 08:16] (current) – [Single-Tone Test] Patrick Xuan
Line 1: Line 1:
-====== AD9142-M5372-EBZ Evaluation Board Quick Start Guide ====== +====== AD9142-M5375-EBZ Evaluation Board Quick Start Guide ====== 
-===== Getting Started with the AD9142-M5372-EBZ Evaluation Board and Software =====+===== Getting Started with the AD9142-M5375-EBZ Evaluation Board and Software =====
 ==== What's in the Box ==== ==== What's in the Box ====
-  * AD9142-M5372-EBZ  Evaluation Board+  * AD9142-M5375-EBZ  Evaluation Board
   * Evaluation Board CD   * Evaluation Board CD
   * Mini-USB Cable   * Mini-USB Cable
Line 11: Line 11:
   * Data Pattern Generator Series 2 (DPG2)   * Data Pattern Generator Series 2 (DPG2)
 == Introduction ===== == Introduction =====
-The AD9142-M5372-EBZ connects to a DPG2 for quick evaluation of the AD9142, a high-speed, signal processing Digital to Analog Converter. The DPG2 automatically formats the data and sends it to the AD9142-M5372-EBZ, simplifying evaluation of the device. The Evaluation Board (EVB) runs from a +5V supply. A clock distribution chip AD9516 is included on this EVB as a clock fan-out and frequency divider for the DACCLK, REFCLK and DPG2 input clock. Also included is a quadrature modulator ADL5372 for quick DAC+IQMOD evaluation. Figure 2 is an image of the top side of the AD9142-M5372-EBZ. +The AD9142-M5375-EBZ connects to a DPG2 for quick evaluation of the AD9142, a high-speed, signal processing Digital to Analog Converter. The DPG2 automatically formats the data and sends it to the AD9142-M5375-EBZ, simplifying evaluation of the device. The Evaluation Board (EVB) runs from a +5V supply. A clock distribution chip AD9516 is included on this EVB as a clock fan-out and frequency divider for the DACCLK, REFCLK and DPG2 input clock. Also included is a quadrature modulator ADL5375 for quick DAC+IQMOD evaluation. Figure 2 is an image of the top side of the AD9142-M5375-EBZ. 
 ===== AD9142 Evaluation Software ===== ===== AD9142 Evaluation Software =====
 The AD9142 Evaluation Board software has an easy-to-use graphical user interface (GUI). It is included on the Evaluation Board CD, or can be downloaded from the DPG website at http://www.analog.com/dpg. This will install DPGDownloader (for generating and loading vectors into the DPG2) and AD9142 SPI software.  The AD9142 Evaluation Board software has an easy-to-use graphical user interface (GUI). It is included on the Evaluation Board CD, or can be downloaded from the DPG website at http://www.analog.com/dpg. This will install DPGDownloader (for generating and loading vectors into the DPG2) and AD9142 SPI software. 
Line 18: Line 18:
 <WRAP center> <WRAP center>
  
-| {{ :resources:eval:dpg:ad9142:ad9142_bench_setup.png?440x260 |}} |  {{:resources:eval:dpg:ad9142:ad9142-m5372-ebz_reva.png?300|}}  | +| {{ :resources:eval:dpg:ad9142:ad9142_bench_setup.png?440x260 |}} |  {{:resources:eval:dpg:ad9142:ad9142-m5375_ebz_reva_top.png?200|}}  | 
-|  Figure 1.  Block diagram of the AD9142 lab bench set-up  |  Figure 2.  Top view of AD9142-M5372-EBZ  |+|  Figure 1.  Block diagram of the AD9142 lab bench set-up  |  Figure 2.  Top view of AD9142-M5375-EBZ  |
 </WRAP> </WRAP>
 ===== Getting Started ===== ===== Getting Started =====
Line 67: Line 67:
 </WRAP> </WRAP>
  
-4. The current on the 5V supply should read about 1220mA. \\+4. The current on the 5V supply should read about 1190mA. \\
  
 <WRAP center> <WRAP center>
-|  {{ :resources:eval:dpg:ad9142:ad9142-m5372_output.gif?600 |}}  | +|  {{ :resources:eval:dpg:ad9142:ad9142-m5375_output.gif?600 |}}  | 
-|  Figure 7 AD9142-M5372 Eval Board output Spectrum  |+|  Figure 7 AD9142-M5375 Eval Board output Spectrum  |
 </WRAP> </WRAP>
 ===== SPI SOFTWARE ===== ===== SPI SOFTWARE =====
Line 100: Line 100:
 <WRAP center> <WRAP center>
 ^ Output Viewed ^ SMA Connector ^ Jumper Configurations^ ^ Output Viewed ^ SMA Connector ^ Jumper Configurations^
-|  I DAC Output  |  J3("DAC1 Output")  |  JP4 & JP5 Pins 2-3 (outer pads)  | +|  I DAC Output  |  J3("DAC1 Output")  |  JP4 & JP5 Pins 1-2 (outer pads)  | 
-|  Q DAC Output  |  J4("DAC2 Output")  |  JP6 & JP7 Pins 2-3 (outer pads)  |+|  Q DAC Output  |  J4("DAC2 Output")  |  JP6 & JP7 Pins 1-2 (outer pads)  |
 |  ADL5372 RF Output  |  J6("MOD_OUT")  |  JP4, JP5, JP6, JP7 Pins 2-3 (inner pads)  | |  ADL5372 RF Output  |  J6("MOD_OUT")  |  JP4, JP5, JP6, JP7 Pins 2-3 (inner pads)  |
 </WRAP> </WRAP>
  
 Note: When viewing the modulator output, a local oscillator (LO) must be connected to J15 (”LO_IN”) to properly modulate the signals. Note: When viewing the modulator output, a local oscillator (LO) must be connected to J15 (”LO_IN”) to properly modulate the signals.
 +
resources/eval/dpg/ad9142-m5375-ebz.1354520117.txt.gz · Last modified: 03 Dec 2012 08:35 by Patrick Xuan

Page Tools