This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revision | Next revisionBoth sides next revision | ||
resources:eval:dpg:ad9122-ebz [23 Apr 2018 19:04] – [Introduction] Annette Hurman | resources:eval:dpg:ad9122-ebz [23 Apr 2018 19:05] – [Software Installation] Annette Hurman | ||
---|---|---|---|
Line 15: | Line 15: | ||
The AD9121/ | The AD9121/ | ||
==== Software Installation ==== | ==== Software Installation ==== | ||
- | The DAC Software Suite plus AD9122 Update should be installed on the PC prior to connecting the hardware to the PC. The DAC Software Suite is included on the Evaluation Board CD, or can be downloaded from the DPG web site at https:// | + | The DAC Software Suite plus AD9121/AD9122 Update should be installed on the PC prior to connecting the hardware to the PC. The DAC Software Suite is included on the Evaluation Board CD, or can be downloaded from the DPG web site at https:// |
==== Hardware Setup (DAC OUTPUT) ==== | ==== Hardware Setup (DAC OUTPUT) ==== | ||
Once the DPGDownloader software is installed, the hardware can be connected as shown below. A single 5V power supply powers the evaluation board. The power supply should be able to source up to 2A to cover all of the board’s operating conditions. A low jitter clock source (< 0.5psec RMS) should be used for the DACCLK. A sinusoidal clock output level of 0 to 4dBm is optimal. By default, the DAC outputs are connected to SMA connectors for evaluation. Both DAC outputs are available. Later in the document, the modifications for observing the modulator output and different clocking options will be shown. | Once the DPGDownloader software is installed, the hardware can be connected as shown below. A single 5V power supply powers the evaluation board. The power supply should be able to source up to 2A to cover all of the board’s operating conditions. A low jitter clock source (< 0.5psec RMS) should be used for the DACCLK. A sinusoidal clock output level of 0 to 4dBm is optimal. By default, the DAC outputs are connected to SMA connectors for evaluation. Both DAC outputs are available. Later in the document, the modifications for observing the modulator output and different clocking options will be shown. |