Wiki

Below is the source of this page. To edit this source as well as other pages on the wiki, you must login.
====== EVALUATING THE AD9652 ANALOG-TO-DIGITAL CONVERTERS ======
===== Preface =====
This user guide describes the [[adi>AD9652|AD9652]] evaluation board, [[adi>AD9652|AD9652-310EBZ]], which provides all of the support circuitry required to operate this part in its various modes and configurations. The application software used to interface with the devices is also described.
\\ 
\\
The [[adi>ad9652|AD9652]] data sheet provides additional information and should be consulted when using the evaluation board. All documents and software tools are available at  [[adi>hsadcevalboard|www.analog.com/hsadcevalboard]]. For additional information or questions, send an email to highspeedproductssupport@analog.com.
\\ 
\\
===== Typical Measurement Setup =====
\\
{{ :resources:eval:ad9652_typical_setup.jpg?600 |}}
<WRAP centeralign>
//Figure 1. Evaluation Board Connection—[[adi>AD9652|AD9652-310EBZ]] (on Left) and \\ [[adi>hsadcevalboard|HSC-ADC-EVALCZ]] (on Right)//
</WRAP> 
===== Features =====
  * Full featured evaluation board for the [[adi>AD9652|AD9652]]
  * SPI interface for setup and control
  * Balun/transformer or amplifier input drive option
  * On-board LDO regulator needing a single external 6 V, 2 A dc supply
  * VisualAnalog® and SPI controller software interfaces

===== Helpful Documents =====
  * [[adi>AD9652|AD9652]] data sheet  
  * [[adi>hsadcevalboard|HSC-ADC-EVALCZ]], //High Speed ADC Capture Evaluation Kit Rev C//
  * [[adi>an-905|AN-905 Application Note]], //VisualAnalog Converter Evaluation Tool Version 1.0 User Manual// 
  * [[adi>an-878|AN-878 Application Note]], //High Speed ADC SPI Control Software//
  * [[adi>an-877|AN-877 Application Note]], //Interfacing to High Speed ADCs via SPI//
  * [[adi>an-835|AN-835 Application Note]], //Understanding ADC Testing and Evaluation//
  * {{:resources:eval:user-guides:QuickStartGuide_AD9652_CustBrdR3_Revision0.pdf| User Guide 12048}}, //User Guide for AD9652 PCB12048 Board//
===== Software Needed =====
  * [[adi>en/design-center/interactive-design-tools/spicontroller.html |SPI Controller]]
  * [[adi>en/design-center/interactive-design-tools/visualanalog.html |Visual Analog]]


===== Design and Integration Files =====

**CURRENT RELEASE (PCB14016)** \\
      * Schematic:  {{:resources:eval:user-guides:14016a_sch.pdf|ad9652_310ebz_sch.pdf}} \\
      * Layout: {{:resources:eval:ad9652_310ebz_lay.pdf|ad9652_310ebz_lay.pdf}} \\
      * Bill of Material:  {{:resources:eval:user-guides:AD9652_cust_14016a_rev_a_bom.xls|ad9652_310ebz_bom.xls}} \\
\\
**PREVIOUS REVISION (PCB12048)**\\
      * Schematic: {{:resources:eval:user-guides:AD9652_EVB_12048_C.pdf|ad9652_310ebz_sch.pdf}} \\
      * Bill of Material: {{:resources:eval:user-guides:AD9652_EVB_12048_C_bom.xls|ad9652_310ebz_bom.xls}} \\
===== Equipment Needed =====
  * Analog signal source and antialiasing filter
  * Sample clock source
  * 2 switching power supplies (6.0 V, 2.5 A), CUI EPS060250UH-PHP-SZ provided
  * PC running Windows®
  * USB 2.0 port
  * [[adi>AD9652|AD9652-310EBZ]] board
  * [[adi>hsadcevalboard|HSC-ADC-EVALCZ]] FPGA-based data capture kit
===== Getting Started =====
This section provides quick start procedures for using the [[adi>AD9652|AD9652-310EBZ]] board. Both the default and optional settings are described. \\
==== Configuring the Board ====
Before using the software for testing, configure the evaluation board as follows: 
  - Connect the evaluation board to the data capture board, as shown in Figure 1.
  - Connect one 6 V, 2.5 A switching power supply to the [[adi>hsadcevalboard|HSC-ADC-EVALCZ]] board.
  - Connect the [[adi>hsadcevalboard|HSC-ADC-EVALCZ]] board to the PC with a USB cable. (Connect to J6)
  - On the ADC evaluation board, verify the following jumpers below: 
        * Place Power supply jumpers: P5, P9, and P13
        * Disable Amp: P16 and P31, jumper pins 1 and 2
        * P15 jumper pins 2 and 3
        * JP3 jumper should be installed
  - Connect one 6 V, 2.5 A switching power supply to the [[adi>AD9652|AD9652-310EBZ]] board.
  - On the ADC evaluation board, provide a clean, low jitter clock source to connector J6 at the desired ADC conversion rate. Note: The AD9652 has an input clock divider circuit which allows generators to drive a higher frequency clock, for this case apply the high frequency clock to J6 and program the proper divide using SPIController when it is used in a later step. The input clock level should be between 10dBm to 16dBm.
          * For the AD9652 evaluation board number 12048 RevC, the Clock Duty Cycle stabilizer should be disabled when using an input clock abouve 620 MHz.
===== Using the Software for Testing =====
==== Setting up the ADC Data Capture ====
After configuring the board, set up the ADC data capture using the following steps:\\ 
  - Open VisualAnalog on the connected PC. The appropriate part type should be listed in the status bar of the **VisualAnalog – New Canvas** window. Select the template that corresponds to the type of testing to be performed (see Figure 2, where the [[adi>AD9652|AD9652]] is shown as example).\\ {{ :resources:eval:ad9652_va_new_canvas.png?500 |}}<WRAP centeralign>//Figure 2. VisualAnalog, New Canvas Window//</WRAP>
  - After the template is selected, a message appears asking if the default configuration can be used to program the FPGA (Figure 3). Click **YES** and the window closes.\\ {{ :resources:eval:ad9652_va_default_config.png?500 |}}<WRAP centeralign>//Figure 3. VisualAnalog Default Configuration Message//</WRAP>
  - To change features to settings other than the default settings, click the **Expand Display** button, located on the bottom right corner of the window, to see what is shown in Figure 5. Detailed instructions for changing the features and capture settings can be found in the [[adi>AN-905|AN-905 Application Note]], //VisualAnalog Converter Evaluation Tool Version 1.0 User Manual//. After the changes are made to the capture settings, click the **Collapse Display** button (see Figure 4).\\
{{ :resources:eval:ad9652_va_collapse_display.png?500 |}} <WRAP centeralign>//Figure 4. VisualAnalog Window Toolbar, Collapsed Display//</WRAP>
{{ :resources:eval:ad9652_va_main_window.png?500 |}} <WRAP centeralign>//Figure 5. VisualAnalog, Main Window Expanded Display//</WRAP>

===== Evaluation and Test =====
==== Setting up the SPI Controller Software ====
After the ADC data capture board setup is complete, set up the SPI controller software using the following procedure:\\ 
  - Open the SPI controller software by going to the **Start** menu or by double-clicking the **SPIController** software desktop icon. If prompted for a configuration file, select the appropriate one. If not, check the title bar of the window to determine which configuration is loaded. If necessary, choose **Cfg Open** from the **File** menu and select the appropriate file based on your part type. Note that the **CHIP ID(1)** box should be filled to indicate whether the correct SPI controller configuration file is loaded (see Figure 6).{{ :resources:eval:ad9652_spi_cont_chip_id.png?500 |}}<WRAP centeralign>//Figure 6. SPI Controller, CHIP ID(1) Box//</WRAP>
  - Click the **New DUT** button in the **SPIController** window (see Figure 7).{{ :resources:eval:ad9652_spi_cont_new_dut.png?500 |}}<WRAP centeralign>//Figure 7. SPI Controller, New DUT Button//</WRAP>
  - In the **ADCBase 0** tab of the **SPIController** window, find the **CLOCK DIVIDE(B)** box (see Figure 8). If using the clock divider, use the drop-down box to select the correct clock divide ratio, if necessary. See the appropriate part data sheet, the [[adi>an-878|AN-878 Application Note]], //High Speed ADC SPI Control Software//, and the [[adi>an-877|AN-877 Application Note]], //Interfacing to High Speed ADCs via SPI//, for additional information on the available settings.{{ :resources:eval:ad9652_spi_cont_clock_divide.png?500 |}}<WRAP centeralign>//Figure 8. SPI Controller, ADCBase0 Page//</WRAP>
  - Note that other settings can be changed on the **ADCBase 0** page (see Figure 8) and the **ADC A** and **ADC B** pages (see Figure 9) to set up the part in the desired mode. The **ADCBase 0** page settings affect the entire part, whereas the settings on the **ADC A** and **ADC B** pages affect the selected channel only. See the appropriate part data sheet; the [[adi>an-878|AN-878 Application Note]], //High Speed ADC SPI Control Software//, and the [[adi>an-877|AN-877 Application Note]], //Interfacing to High Speed ADCs via SPI//, for additional information on the available settings.{{ :resources:eval:ad9652_spi_cont_example_adca_page.png?500 |}}<WRAP centeralign>//Figure 9. SPI Controller, Example ADC A Page//</WRAP>
  - Click the **Run** button in the **VisualAnalog** toolbar (see Figure 10).{{ :resources:eval:ad9652_run_in_va.png?500 |}}<WRAP centeralign>//Figure 10. Run Button (Encircled in Red) in VisualAnalog Toolbar, Collapsed Display//</WRAP>


==== Adjusting the Amplitude of the Input Signal ====
The next step is to adjust the amplitude of the input signal for each channel as follows:
  - Adjust the amplitude of the input signal so that the fundamental is at -1.0 dBFS. Examine the **Fund Power** reading in the left panel of the **VisualAnalog Graph - AD9652 Average FFT** window (see Figure 11) to verify this.{{ :resources:eval:ad9652_graph_window_of_va.png?500 |}}<WRAP centeralign>//Figure 11. Graph Window of VisualAnalog //</WRAP>
  - Repeat this procedure for Channel B.
  - Click the disk icon within the **Graph** window to save the performance plot data as .csv formatted file. See Figure 12 for AD9652 example. Please refer to the respective data sheet of the product of interest for its typical FFT performance.{{ :resources:eval:ad9652_typ_fft.png?500 |}}<WRAP centeralign>// Figure 12. Typical FFT, AD9652//</WRAP>
===== Troubleshooting Tips =====
If the FFT plot appears abnormal, do the following:
  - If you see a normal noise floor when you disconnect the signal generator from the analog input, be sure you are not overdriving the ADC. Reduce the input level, if necessary.
  - In **VisualAnalog**, click the **Settings** button in the **Input Formatter** block. Check that **Number Format** is set to correct encoding (offset binary by default). Repeat for the other channel.
 
If the FFT appears normal but the performance is poor, check the following:
  - Make sure that an appropriate filter is used on the analog input.
  - Make sure that the signal generators for the clock and the analog input are clean (low phase noise).
  - Change the analog input frequency slightly if noncoherent sampling is being used.
  - Make sure that the SPI configuration file matches the product being evaluated.\\ 

If the FFT window remains blank after **Run** is clicked, do the following:
  - Make sure that the evaluation board is securely connected to the [[adi>hsadcevalboard|HSC-ADC-EVALCZ]] board.
  - Make sure that the FPGA has been programmed by verifying that the **DONE** LED is illuminated on the [[adi>hsadcevalboard|HSC-ADC-EVALCZ]] board. If this LED is not illuminated, make sure that the U4 switch on the board is in the correct position for USB CONFIG.
  - Make sure that the correct FPGA program was installed by clicking the **Settings** icon in the **ADC Data Capture** block in **VisualAnalog**. Then select the **FPGA** tab and verify that the proper FPGA bin file is selected for the part.\\ 

If VisualAnalog indicates that the **FIFO Capture timed out**, do the following:
  - Make sure that all power and USB connections are secure.
  - Probe the DCOA signal at RN801 (Pin 2) on the evaluation board and confirm that a clock signal is present at the ADC sampling rate.
Analog Devices Wiki

Page Tools
