Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision
Previous revision
resources:eval:ad9525-user-guide [14 Feb 2013 19:56] – [GENERAL DESCRIPTION] Kyle Slightomresources:eval:ad9525-user-guide [03 Jan 2021 22:11] (current) – fix links Robin Getz
Line 1: Line 1:
 ====== AD9525 Evaluation Board User Guide ====== ====== AD9525 Evaluation Board User Guide ======
  
-===== GENERAL DESCRIPTION ===== 
-The [[adi>AD9525|AD9525]] evaluation board is a compact, easy to use platform for evaluating all features of the [[adi>AD9508|AD9508]]. Two versions of the evaluation board are available : one with a prepopulated external VCO and loop filter (AD9525/PCBZ-VCO) and one with no VCO/VCXO and no loop filter (AD9525/PCBZ). This user guide focuses on the AD9525/PCBZ-VCO, which already has a VCO and loop filter on board. The [[adi>AD9525|AD9525]] provides a low power, multioutput, clock distribution function with low jitter performance, along with an on-chip PLL that can be used with an external VCO or VCXO. The VCO input and eight LVPECL outputs can operate up to a frequency of 3.6 GHz. All outputs share a common divider that can provide a division of 1 to 6. The [[adi>AD9525|AD9525]] also offers a dedicated output that can be used to provide a programmable signal for resetting or synchronizing a data converter. For more information about the device, see the [[adi>AD9525|AD9525]] data sheet. This user guide should be used in conjunction with the AD9525 data sheet and the software documentation available at www.analog.com/clocks 
-   
-<WRAP centeralign> 
-{{:resources:eval:user-guides:ad9525:ad9525evb_cropped.png?direct&700|}} 
-\\  
-**Figure 1. AD9525/PCBZ-VCO** 
-</WRAP> 
  
-<WRAP column 48%> +=====Features=====
-<WRAP round box> +
-//**FEATURES**//+
   * Simple power connection using 6 V wall adapter and on board LDO voltage regulators   * Simple power connection using 6 V wall adapter and on board LDO voltage regulators
   * 6 ac-coupled differential LVPECL SMA connectors   * 6 ac-coupled differential LVPECL SMA connectors
Line 26: Line 16:
   * Easy access to digital I/O and diagnostic signals via I/O header   * Easy access to digital I/O and diagnostic signals via I/O header
   * Status LEDs for diagnostic signals   * Status LEDs for diagnostic signals
-</WRAP></WRAP> 
  
-<WRAP column 48%> +=====Equipment Needed===== 
-<WRAP round box> +  Reference oscillator or signal generator 
-//**APPLICATIONS**// +  * Other evaluation board to be clocked or test equipment 
-  * LTE and multicarrier GSM base stations +      Converters, DDStransceivers 
-  Clocking high speed ADCsDACs +      Oscilloscope, spectrum analyzer, phase noise analyzer 
-  ATE and high performance instrumentation +  * SMA cables (50 Ω) 
-  * 40 Gbps/100 Gbps OTN line side clocking +  * 6 V wall supply (provided) 
-  * Cable/DOCSIS CMTS clocking +  * USB cable (provided)
-  * Test and measurement +
- \\ \\ \\ \\ \\ \\ \\ \\ \\ \\  +
-</WRAP></WRAP> +
  
 +=====Online Resources=====
 +Required Software
 +  * [[adi>eval-ad9525|AD9525 evaluation board software]]
 +Documents Needed
 +  * [[adi>static/imported-files/data_sheets/AD9525.pdf|AD9525 Datasheet]]
  
 +===== GENERAL DESCRIPTION =====
 +
 +----
 +
 +The [[adi>AD9525|AD9525]] evaluation board is a compact, easy to use platform for evaluating all features of the [[adi>AD9525|AD9525]]. Two versions of the evaluation board are available : one with a prepopulated external VCO and loop filter (AD9525/PCBZ-VCO) and one with no VCO/VCXO and no loop filter (AD9525/PCBZ). This user guide focuses on the AD9525/PCBZ-VCO, which already has a VCO and loop filter on board. The [[adi>AD9525|AD9525]] provides a low power, multioutput, clock distribution function with low jitter performance, along with an on-chip PLL that can be used with an external VCO or VCXO. The VCO input and eight LVPECL outputs can operate up to a frequency of 3.6 GHz. All outputs share a common divider that can provide a division of 1 to 6. The [[adi>AD9525|AD9525]] also offers a dedicated output that can be used to provide a programmable signal for resetting or synchronizing a data converter. For more information about the device, see the [[adi>AD9525|AD9525]] data sheet. This user guide should be used in conjunction with the [[adi>AD9525|AD9525]] data sheet and the software documentation available at www.analog.com/clocks
 +  
 +<WRAP centeralign>
 +{{:resources:eval:user-guides:ad9525:ad9525evb_cropped.png?direct&700|}}
 +\\ 
 +**Figure 1. AD9525/PCBZ-VCO**
 +</WRAP>
  
  
 ===== EVALUATION BOARD HARDWARE ===== ===== EVALUATION BOARD HARDWARE =====
 +
 +----
 +
 The instructions in this section are for setting up the physical connections to the AD9525/PCBZ-VCO evaluation board with a prepopulated VCO. There is another version of the evaluation board (AD9525/PCBZ) that does not contain an external VCO. The two variations of the evaluation boards have slightly different default configurations.\\ \\  The instructions in this section are for setting up the physical connections to the AD9525/PCBZ-VCO evaluation board with a prepopulated VCO. There is another version of the evaluation board (AD9525/PCBZ) that does not contain an external VCO. The two variations of the evaluation boards have slightly different default configurations.\\ \\ 
  
 When connecting the evaluation board to a PC for the first time, you must install the evaluation software prior to connecting the evaluation board. If a previous version of the software is already installed, uninstall it before installing the latest version. When connecting the evaluation board to a PC for the first time, you must install the evaluation software prior to connecting the evaluation board. If a previous version of the software is already installed, uninstall it before installing the latest version.
  
-=== Power and PC Connections === +==== Power and PC Connections ====
   - Install the AD9525 evaluation software, uninstall prior versions of the software before installation updates. Administrative privileges are required for installation. The 64-bit versions of Windows® are supported.   - Install the AD9525 evaluation software, uninstall prior versions of the software before installation updates. Administrative privileges are required for installation. The 64-bit versions of Windows® are supported.
   - Connect the 6V wall power supply to the main power connector labeled P500.    - Connect the 6V wall power supply to the main power connector labeled P500. 
Line 56: Line 61:
 Refer to the Evaluation Board Software section for details on running the AD9525 evaluation board software. Refer to the Evaluation Board Software section for details on running the AD9525 evaluation board software.
  
-=== Signal Connections ===+==== Signal Connections ====
 To connect signals: To connect signals:
   - Connect a signal generator to the J202 (REF A) SMA connector or to the J204 (REF B) SMA connector. By default, the reference inputs on this evaluation board are ac-coupled and terminated 50 Ω to ground. An amplitude setting of 0 dBm to 6 dBm is sufficient.    - Connect a signal generator to the J202 (REF A) SMA connector or to the J204 (REF B) SMA connector. By default, the reference inputs on this evaluation board are ac-coupled and terminated 50 Ω to ground. An amplitude setting of 0 dBm to 6 dBm is sufficient. 
Line 64: Line 69:
     - SYNC_OUT can be configured as two single-ended CMOS outputs, in which case each line should be terminated with a series resistor.     - SYNC_OUT can be configured as two single-ended CMOS outputs, in which case each line should be terminated with a series resistor.
  
-=== Bypassing the PLL (Clock Distribution Only) ===+==== Bypassing the PLL (Clock Distribution Only) ====
 To bypass the PLL:  To bypass the PLL: 
   - Connect a signal generator to the SMA connector labeled CLKIN.    - Connect a signal generator to the SMA connector labeled CLKIN. 
Line 71: Line 76:
 The AD9525 default register settings configure the device as an eight output clock buffer. The AD9525 default register settings configure the device as an eight output clock buffer.
  
-=== Using An Off-Board VCO/VCXO ===+==== Using An Off-Board VCO/VCXO ====
 To use an off-board VCO or VCXO:  To use an off-board VCO or VCXO: 
   - Remove the original VCO/VCXO or disconnect all supply voltages. (You may see coupling between the VCO/VCXO paths if two VCO/VCXOs are powered at the same time, causing pulling.)   - Remove the original VCO/VCXO or disconnect all supply voltages. (You may see coupling between the VCO/VCXO paths if two VCO/VCXOs are powered at the same time, causing pulling.)
Line 82: Line 87:
  
 ===== LOOP FILTER DESIGN ===== ===== LOOP FILTER DESIGN =====
 +----
 The AD9525 PLL requires an external VCO or VCXO and a loop filter containing components tailored for a given application. The third-order passive configuration shown in Figure 2 usually results in the best performance for many applications and is the one found on the evaluation board.  The AD9525 PLL requires an external VCO or VCXO and a loop filter containing components tailored for a given application. The third-order passive configuration shown in Figure 2 usually results in the best performance for many applications and is the one found on the evaluation board. 
 <WRAP centeralign> <WRAP centeralign>
Line 89: Line 95:
 </WRAP> </WRAP>
  
-The loop filter bandwidth of a second-order filter (excluding R2 and C3) can be approximated using the following equation: \\ +The loop bandwidth of a PLL with a second-order filter (excluding R2 and C3) can be approximated using the following equation: \\ 
 <WRAP centeralign> <WRAP centeralign>
 <m>BW={R1*I_CP*K_VCO}/{2pi*N_Total}</m> <m>BW={R1*I_CP*K_VCO}/{2pi*N_Total}</m>
Line 99: Line 105:
   * **//N<sub>TOTAL</sub>//** is the total of the feedback divider (set by a prescaler P, divider B, and divider M). Divider M only alters **//N<sub>TOTAL</sub>//** if the output frequency of the AD9525 is an integer division of the VCO frequency. **//N<sub>TOTAL</sub>//** is defined by the following equation: <m>N_Total=P*B*M</m> \\    * **//N<sub>TOTAL</sub>//** is the total of the feedback divider (set by a prescaler P, divider B, and divider M). Divider M only alters **//N<sub>TOTAL</sub>//** if the output frequency of the AD9525 is an integer division of the VCO frequency. **//N<sub>TOTAL</sub>//** is defined by the following equation: <m>N_Total=P*B*M</m> \\ 
  
-Because **//K<sub>VCO</sub>//** is determined by the VCO vendor, the bandwidth of the loop filter can be adjusted by changing the values of **//I<sub>CP</sub>//** and **//N<sub>TOTAL</sub>//**. Note that **//I<sub>CP</sub>//** has a limited range, and **//N<sub>TOTAL</sub>//** is limited by the selectable values of Prescaler P, Divider B, and Divider M. For more information about **//N<sub>TOTAL</sub>//** and **//I<sub>CP</sub>//**, including possible values, see the AD9525 data sheet.\\ \\ +Because **//K<sub>VCO</sub>//** is determined by the VCO vendor, the bandwidth of the loop can be adjusted by changing the values of **//I<sub>CP</sub>//** and **//N<sub>TOTAL</sub>//**. Note that **//I<sub>CP</sub>//** has a limited range, and **//N<sub>TOTAL</sub>//** is limited by the selectable values of Prescaler P, Divider B, and Divider M. For more information about **//N<sub>TOTAL</sub>//** and **//I<sub>CP</sub>//**, including possible values, see the AD9525 data sheet.\\ \\ 
  
 To determine the best loop filter for a given application, use [[adi>ADISIMCLK|ADIsimCLK™ ]] (Version 1.5 or greater), which is free and can be downloaded from the [[adi>ADISIMCLK|ADIsimCLK Design and Evaluation Software]] Web page. This software aids in designing and exploring the capabilities and features of the AD9525, including designing the PLL loop filter.\\ \\  To determine the best loop filter for a given application, use [[adi>ADISIMCLK|ADIsimCLK™ ]] (Version 1.5 or greater), which is free and can be downloaded from the [[adi>ADISIMCLK|ADIsimCLK Design and Evaluation Software]] Web page. This software aids in designing and exploring the capabilities and features of the AD9525, including designing the PLL loop filter.\\ \\ 
Line 105: Line 111:
 The AD9525 evaluation board can be purchased with either a Z-Comm CRO2950B-LF external VCO or with no VCO populated. This section discusses a couple of different external VCO possibilities and their respective loop filter designs and performance. Using a high performance VCO with low phase noise allows you to create a low loop bandwidth filter to remove the jitter contained on the input reference clock. The AD9525 evaluation board can be purchased with either a Z-Comm CRO2950B-LF external VCO or with no VCO populated. This section discusses a couple of different external VCO possibilities and their respective loop filter designs and performance. Using a high performance VCO with low phase noise allows you to create a low loop bandwidth filter to remove the jitter contained on the input reference clock.
  
-=== Using the Evaluation Board with a Z-Comm CRO2950B-LF VCO ===+==== Using the Evaluation Board with a Z-Comm CRO2950B-LF VCO ====
 The first setup discussed is the default evaluation board configured with a Z-Comm CRO2950B-LF VCO. With the charge pump set to 1.8 mA and the feedback divider set to 24, the on-board loop filter produces a loop bandwidth of ~6 kHz and ~69° of phase margin. Table 1 shows the parameters used to attain the resulting phase noise measurements described in Figure 4. A phase noise plot of the Z-Comm CRO2950B-LF VCO is shown in Figure 3.\\  The first setup discussed is the default evaluation board configured with a Z-Comm CRO2950B-LF VCO. With the charge pump set to 1.8 mA and the feedback divider set to 24, the on-board loop filter produces a loop bandwidth of ~6 kHz and ~69° of phase margin. Table 1 shows the parameters used to attain the resulting phase noise measurements described in Figure 4. A phase noise plot of the Z-Comm CRO2950B-LF VCO is shown in Figure 3.\\ 
 <WRAP column 45%> <WRAP column 45%>
 <WRAP centeralign> <WRAP centeralign>
-^  Variable                   ^  Unit        +^  Variable                   ^  Value        
 |  VCO Operating Frequency    |  2949.12 MHz  | |  VCO Operating Frequency    |  2949.12 MHz  |
 |  Reference Frequency        |  122.88 MHz   | |  Reference Frequency        |  122.88 MHz   |
Line 159: Line 165:
  
  
-=== Using the Evaluation Board with a Different VCO ===+==== Using the Evaluation Board with a Different VCO ====
 The second setup discussed uses the evaluation board with the on-board VCO and loop filter removed. Instead, this setup uses a separate VCO daughter board with a Bowei MVCO1475 VCO and a two-pole loop filter. With the charge pump set to 1.8 mA and the N divider set to 12, the loop filter was designed to give ~11 kHz of bandwidth and ~70° of phase margin. Table 3 shows the parameters used to attain the resulting phase noise measurements described in Figure 7. A phase noise plot of the Bowei MVCO1475 VCO is shown in Figure 6. The second setup discussed uses the evaluation board with the on-board VCO and loop filter removed. Instead, this setup uses a separate VCO daughter board with a Bowei MVCO1475 VCO and a two-pole loop filter. With the charge pump set to 1.8 mA and the N divider set to 12, the loop filter was designed to give ~11 kHz of bandwidth and ~70° of phase margin. Table 3 shows the parameters used to attain the resulting phase noise measurements described in Figure 7. A phase noise plot of the Bowei MVCO1475 VCO is shown in Figure 6.
  
 <WRAP column 45%> <WRAP column 45%>
 <WRAP centeralign> <WRAP centeralign>
-^  Variable                   ^  Unit        +^  Variable                   ^  Value        
 |  VCO Operating Frequency    |  1474.56 MHz  | |  VCO Operating Frequency    |  1474.56 MHz  |
 |  Reference Frequency        |  122.88 MHz   | |  Reference Frequency        |  122.88 MHz   |
Line 212: Line 218:
  
 ===== EVALUATION BOARD SOFTWARE ===== ===== EVALUATION BOARD SOFTWARE =====
 +----
 The AD9525 evaluation software allows the user to control the full functionality of the AD9525 through SPI/I2C communication on the evaluation board.  Use the following instructions to set up the AD9525 evaluation board software.  The AD9525 evaluation software allows the user to control the full functionality of the AD9525 through SPI/I2C communication on the evaluation board.  Use the following instructions to set up the AD9525 evaluation board software. 
  
-=== Software Installation ===+==== Software Installation ====
 Do not connect the evaluation board until the software installation is complete. Do not connect the evaluation board until the software installation is complete.
   - The latest evaluation software and documentation can be downloaded from http://www.analog.com/en/clock-and-timing/clock-generation-and-distribution/ad9525/products/product.html.    - The latest evaluation software and documentation can be downloaded from http://www.analog.com/en/clock-and-timing/clock-generation-and-distribution/ad9525/products/product.html. 
   - On the AD9525 Evaluation Board page, double-click AD9525Eval_Setup1.1.0.exe. (Note that the website may have a newer version.) Follow the installation instructions.    - On the AD9525 Evaluation Board page, double-click AD9525Eval_Setup1.1.0.exe. (Note that the website may have a newer version.) Follow the installation instructions. 
  
-=== Running the Software ===+==== Running the Software ====
 Power up and connect the evaluation board to the PC. See the Evaluation Board Hardware section for details on the various connectors on the evaluation board. Power up and connect the evaluation board to the PC. See the Evaluation Board Hardware section for details on the various connectors on the evaluation board.
   - Windows® may automatically detect the evaluation board after the board is first plugged in.  Allow Windows® to install the device drivers.\\ <WRAP centeralign>    - Windows® may automatically detect the evaluation board after the board is first plugged in.  Allow Windows® to install the device drivers.\\ <WRAP centeralign> 
Line 236: Line 243:
  
 ===== QUICK START GUIDE TO THE AD9525 PLL ===== ===== QUICK START GUIDE TO THE AD9525 PLL =====
 +----
 The AD9525 quick start guide is intended for direct use with the AD9525/PCBZ-VCO evaluation board containing a prepopulated Z-COMM CRO2950B-LF external VCO. Although the AD9525/PCBZ can be populated with a different external VCO/VCXO, the settings discussed in this quick start guide may not be directly applicable. This guide covers only simple PLL operation to lock the PLL. See the AD9525 data sheet and the Evaluation Software Components section for a detailed explanation of the various AD9525 features.\\ \\  The AD9525 quick start guide is intended for direct use with the AD9525/PCBZ-VCO evaluation board containing a prepopulated Z-COMM CRO2950B-LF external VCO. Although the AD9525/PCBZ can be populated with a different external VCO/VCXO, the settings discussed in this quick start guide may not be directly applicable. This guide covers only simple PLL operation to lock the PLL. See the AD9525 data sheet and the Evaluation Software Components section for a detailed explanation of the various AD9525 features.\\ \\ 
-The AD9525 website contains a setup file to configure the AD9525/PCBZ-VCO to the settings discussed in this section. The setup file can be found online [[http://www.analog.com/en/clock-and-timing/clock-generation-and-distribution/ad9525/products/EVAL-AD9525/eb.html|here]]. After being downloaded, the setup file can be loaded into the evaluation board by opening the AD9525 evaluation software, selecting Load Setup from the File menu, and selecting the appropriate .stp file. The values in Table 5 are used for the example discussed in the Quick Start Steps section.\\ \\ +The AD9525 website contains a setup file to configure the AD9525/PCBZ-VCO to the settings discussed in this section. The setup file can be found online [[adi>en/clock-and-timing/clock-generation-and-distribution/ad9525/products/EVAL-AD9525/eb.html|here]]. After being downloaded, the setup file can be loaded into the evaluation board by opening the AD9525 evaluation software, selecting Load Setup from the File menu, and selecting the appropriate .stp file. The values in Table 5 are used for the example discussed in the Quick Start Steps section.\\ \\ 
  
 <WRAP column 48%>  <WRAP column 48%> 
Line 256: Line 264:
 \\  \\ 
  
-=== Quick Start Steps ===+==== Quick Start Steps ====
 When the evaluation software is installed, the evaluation board is connected, and the software is loaded, use the following steps to configure and lock the PLL. These steps assume that the input signal is present to REF A, that the evaluation board has not been modified, and that the PLL loop filter is suitable for a given application.  When the evaluation software is installed, the evaluation board is connected, and the software is loaded, use the following steps to configure and lock the PLL. These steps assume that the input signal is present to REF A, that the evaluation board has not been modified, and that the PLL loop filter is suitable for a given application. 
   - Type the intended reference input frequency (in megahertz) in the REF A MHz box at the upper left corner of the main window and press ENTER.   - Type the intended reference input frequency (in megahertz) in the REF A MHz box at the upper left corner of the main window and press ENTER.
Line 285: Line 293:
 </WRAP> </WRAP>
  
-===== EVALUATION SOFTWARE COMPONENTS =====+
  
resources/eval/ad9525-user-guide.1360868169.txt.gz · Last modified: 14 Feb 2013 19:56 by Kyle Slightom