EVALUATING THE AD9265 ANALOG-TO-DIGITAL CONVERTER
Preface
This user guide describes the evaluation board,AD9265-FMC-125EBZ, that is used to evaluate the following Analog Devices, Inc., product: AD9265. These evaluation board provide all of the support circuitry required to operate these parts in their various modes and configurations. The application software used to interface with the devices is also described.
The AD9265 data sheet provide additional information and should be consulted when using the evaluation board. All documents and software tools are available at www.analog.com/sdp. For additional information or questions, send an email to highspeedproductssupport@analog.com.
Typical Measurement Setup
Features
Helpful Documents
-
EVAL-SDP-CH1Z,
SDP-H1 High Speed Controller Board for System Development Platform
-
-
-
-
-
Software Needed
Design and Integration Files
Equipment Needed
Getting Started
This section provides quick start procedures for using the AD9265-FMC-125EBZ board. Both the default and optional settings are described.
Configuring the Board
Before using the software for testing, configure the evaluation board as follows:
Connect the evaluation board to the data capture board, as shown in Figure 1.
Connect one 12V switching power supply to the
EVAL-SDP-CH1Z SDP-H1 board.
Connect the
EVAL-SDP-CH1Z SDP-H1 board to the PC with a
USB cable. (Connect to J1)
On using the on-board clock in the board, connect the Pin 1 and Pin 3 in P2.
On the ADC evaluation board, use a clean signal generator with low phase noise to provide an input signal to the input channel (J100). Use a 1
m, shielded, RG-58, 50 Ω coaxial cable to connect the signal generator: For best results, use a narrow-band, band-pass filter with 50 Ω terminations and an appropriate center frequency. (Analog Devices uses TTE, Allen Avionics, and
K & L band-pass filters)
If using external clock signal, remove the connector in P2 and use a clean signal generator to J201.
Using The Software for Testing
Setting up the ADC Data Capture
After configuring the board, set up the ADC data capture using the following steps:
Start Visual Analog.

Figure 2. VisualAnalog, Start Button
Select AD9265 and double click FFT

Figure 3. VisualAnalog, New Canvas Window
Click settings under ADC Data Capture section.

Figure 4. VisualAnalog, ADC Data Capture Section
Set device to AD9265.
Navigate to Capture Board and browse your file directory for the FPGA Image called. (ad9265_sdph1.bin)
Click Program and check if LED0 on the SDP-H1 lights up. Then, click OK.

Figure 5. VisualAnalog, ADC Data Capture Settings
Evaluation And Test
Setting up the SPI Controller Software
Start SPIController

Figure 6. SPIController Start Button
If a message opens saying “Read Test Failure”, select Ignore.

Figure 7. 1st Ignore Test Failure
Click File > Cfg Open then find the file named “ad9265_16bit_125MSspiR03.cfg” and double click it.

Figure 8. Configuration Settings
Again, if a message opens saying “Read Test Failure”, select Ignore.

Figure 9. 2nd Ignore Test Failure
Click Config > Controller Dialog.

Figure 10. Controller Dialog Guide
Un-select SDO Active and click OK.

Figure 11. Controller Dialog Setting
Click Read chip ID and Read Chip Grade.

Figure 12. Read Chip ID and Read Chip Grade Section
Go Back to Visual Analog and click Play button.
The next step is to adjust the amplitude of the input signal for each channel as follows:
Adjust the amplitude of the input signal so that the fundamental is at -1.0
dBFS. Examine the
Fund Power reading in the left panel of the
VisualAnalog Graph - AD9265 Average FFT window (see Figure 13) to verify this.

Figure 13. Graph Window of VisualAnalog
Click the disk icon within the
Graph window to save the performance plot data as .csv formatted file.

Figure 14. VisualAnalog Disk Icon
Testing Additional AD9265 Boards
Power down the EVAL-SDP-CH1Z SDP-H1 board first before swapping them.
Troubleshooting Tips
If the FFT plot appears abnormal, do the following:
If you see a normal noise floor when you disconnect the signal generator from the analog input, be sure you are not overdriving the ADC. Reduce the input level, if necessary.
In VisualAnalog, click the Settings button in the Input Formatter block. Check that Number Format is set to correct encoding (offset binary by default).
If the FFT appears normal but the performance is poor, check the following:
Make sure that an appropriate band-pass filter is used on the analog input.
Make sure that the signal generators for the clock and the analog input are clean (low phase noise).
Change the analog input frequency slightly if noncoherent sampling is being used, or use coherent frequencies.
Make sure that the
SPI configuration file matches the product being evaluated.
Make sure the there isn't any extra stress/torque on the clock and analog input connectors.
If the FFT window remains blank after Run is clicked, do the following:
Make sure that the evaluation board is securely connected to the
EVAL-SDP-CH1Z SDP-H1 board.
Make sure that the FPGA has been programmed by verifying that the
FPGA_DONE LED is illuminated on the
EVAL-SDP-CH1Z board. If this LED is not illuminated, reprogram the FPGA through VisualAnalog. If the LED still does not illuminate, disconnect the
USB and power cord for 15 seconds. Connect again and repeat the
SDP-H1 setup process.
Make sure the correct FPGA bin file was used to program the FPGA.
Be sure that the correct sample rate is programmed. Click on the Settings button in the ADC Data Capture block in VisualAnalog and verify that he Clock Frequency is properly set.
Ensure that he ADC has valid clock input.