Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
resources:eval:ad9094-1000ebz [23 Sep 2022 09:42]
James Peevee Salenga
resources:eval:ad9094-1000ebz [23 Sep 2022 09:48] (current)
James Peevee Salenga
Line 1: Line 1:
-====== EVALUATING THE AD9094 ​QUAD CHANNEL 1 GSPS ADC ======+====== EVALUATING THE AD9094 ​ANALOG-TO-DIGITAL CONVERTER ​======
 ===== Preface ===== ===== Preface =====
 This user guide describes the [[adi>​AD9094|AD9094]] evaluation board [[adi>​AD9094|AD9094-1000EBZ]] which provides all of the support circuitry required to operate the ADC in its various modes and configurations. The application software used to interface with the devices is also described. ​ The user guide wiki applies to the following evaluation boards: This user guide describes the [[adi>​AD9094|AD9094]] evaluation board [[adi>​AD9094|AD9094-1000EBZ]] which provides all of the support circuitry required to operate the ADC in its various modes and configurations. The application software used to interface with the devices is also described. ​ The user guide wiki applies to the following evaluation boards:
Line 75: Line 75:
   - Click the **General** button in the **ADC Data Capture Settings** block. On the **General** tab make sure the clock frequency is set at the sample rate. For example, if the input clock to the AD9094 is 1000 MHz then set the **Clock Frequency (MHz)** to 1000 MHz. The FFT capture length may be changed to 131072 (128k) or 262144 (256k) per channel. The ADS7-V2 FPGA software supports up to 2M FFT capture (1M per channel).   - Click the **General** button in the **ADC Data Capture Settings** block. On the **General** tab make sure the clock frequency is set at the sample rate. For example, if the input clock to the AD9094 is 1000 MHz then set the **Clock Frequency (MHz)** to 1000 MHz. The FFT capture length may be changed to 131072 (128k) or 262144 (256k) per channel. The ADS7-V2 FPGA software supports up to 2M FFT capture (1M per channel).
 {{ :​resources:​eval:​9094data_capture_settings_general.png |}}<WRAP centeralign>//​Changing the ADC Capture Settings//</​WRAP>​ {{ :​resources:​eval:​9094data_capture_settings_general.png |}}<WRAP centeralign>//​Changing the ADC Capture Settings//</​WRAP>​
-  - If VisualAnalog opens with a collapsed view, click on the “Expand Display” icon (see figure 5){{ :​resources:​eval:​fig4_expand_display.png?​nolink |}}<WRAP centeralign>//​Expanding Display in VA//</​WRAP>​+  - If VisualAnalog opens with a collapsed view, click on the “Expand Display” icon {{ :​resources:​eval:​fig4_expand_display.png?​nolink |}}<WRAP centeralign>//​Expanding Display in VA//</​WRAP>​
   - On the **Device** tab. Make sure that **Enable Alternate REFCLK** option is checked.   - On the **Device** tab. Make sure that **Enable Alternate REFCLK** option is checked.
   - Click **OK**   - Click **OK**
Line 94: Line 94:
     - The default Chip Application Mode for the [[adi>​AD9094|AD9094-1000EBZ]] is Full BW mode.  In this example the clock frequency will be set to **1000 MHz**, the clock divider set to **Divide by 1**, and the chip operating mode set to **Full BW Mode**. Once the settings have been entered, click **Apply**. ​ This will configure the device with the selected settings and provide an **Initial Configuration Summary** which will summarize the settings that have been loaded into the AD9094 and also provide the frequency for the required FPGA reference clock. {{ :​resources:​eval:​9094_ace_initial_config.png?​link |}}<WRAP centeralign>//​Default Application Mode - Full BW Mode (click to enlarge)//</​WRAP>​     - The default Chip Application Mode for the [[adi>​AD9094|AD9094-1000EBZ]] is Full BW mode.  In this example the clock frequency will be set to **1000 MHz**, the clock divider set to **Divide by 1**, and the chip operating mode set to **Full BW Mode**. Once the settings have been entered, click **Apply**. ​ This will configure the device with the selected settings and provide an **Initial Configuration Summary** which will summarize the settings that have been loaded into the AD9094 and also provide the frequency for the required FPGA reference clock. {{ :​resources:​eval:​9094_ace_initial_config.png?​link |}}<WRAP centeralign>//​Default Application Mode - Full BW Mode (click to enlarge)//</​WRAP>​
     - In order to change the settings for each channel, double-click on the AD9094 icon from the **AD9094 Eval Board** view (highlighted in the figure below). {{ :​resources:​eval:​9094_ace_initial_config_highlight.png?​nolink |}}<WRAP centeralign>//​Double-click the AD9094 Icon in the Eval Board View//</​WRAP>​     - In order to change the settings for each channel, double-click on the AD9094 icon from the **AD9094 Eval Board** view (highlighted in the figure below). {{ :​resources:​eval:​9094_ace_initial_config_highlight.png?​nolink |}}<WRAP centeralign>//​Double-click the AD9094 Icon in the Eval Board View//</​WRAP>​
-    - This will bring up the AD9094 device view showing more specific settings for each pair and channel. The device view shows one pair of the AD9094 at a time.  The **ADC Pair Selection** drop down box is used to select the current pair.  To select the desired pair (Pair AB or Pair CD) select the desired pair from the drop down box.  This sets the current changes to affect the select pair only.  The settings can now be configured for each channel. ​ Once the settings are configured click **Apply Changes** in the upper left of the device view.  This will load the setting changes to the selected ADC pair and channel(s). If the settings are desired for all four channels then click the **Apply** button in the **AD9094 Configuration** window on the left of the screen. ​ This loads the current settings to all channels in the device.{{ :​resources:​eval:​9094_ace_device_view_read_all.png?​link |}}<WRAP centeralign>//​Figure 15. Pair AB - Channel A and Channel B NSR Settings (click to enlarge)//</​WRAP>​+    - This will bring up the AD9094 device view showing more specific settings for each pair and channel. The device view shows one pair of the AD9094 at a time.  The **ADC Pair Selection** drop down box is used to select the current pair.  To select the desired pair (Pair AB or Pair CD) select the desired pair from the drop down box.  This sets the current changes to affect the select pair only.  The settings can now be configured for each channel. ​ Once the settings are configured click **Apply Changes** in the upper left of the device view.  This will load the setting changes to the selected ADC pair and channel(s). If the settings are desired for all four channels then click the **Apply** button in the **AD9094 Configuration** window on the left of the screen. ​ This loads the current settings to all channels in the device.{{ :​resources:​eval:​9094_ace_device_view_read_all.png?​link |}}<WRAP centeralign>//​Pair AB - Channel A and Channel B NSR Settings (click to enlarge)//</​WRAP>​
     - The device view in ACE also has controls for the analog input controls. ​ The input buffer current, input full-scale voltage, and analog input differential termination can be adjusted. ​ The analog inputs can also be disabled from this menu. {{ :​resources:​eval:​9094_ace_device_view_analog_input_controls.png?​nolink |}}<WRAP centeralign>//​Analog Input Control Settings//</​WRAP>​     - The device view in ACE also has controls for the analog input controls. ​ The input buffer current, input full-scale voltage, and analog input differential termination can be adjusted. ​ The analog inputs can also be disabled from this menu. {{ :​resources:​eval:​9094_ace_device_view_analog_input_controls.png?​nolink |}}<WRAP centeralign>//​Analog Input Control Settings//</​WRAP>​
     - The **Memory Map View** can be accessed from the AD9094 **Device View**. ​ The **Memory Map View** can be used to individually write registers in the AD9094. ​ **Note: When writing individual registers it is imperative to first write the Pair Index register (0x0009) before any other write so that the correct ADC channel pair (Pair AB or Pair CD) is being addressed. ​ If writing a local register, subsequently write the ADC channel index register (0x0008) so that the desired channel within the desired pair is written (Channel A/C or Channel B/D).** {{ :​resources:​eval:​9094_ace_memorymap_view.png?​link |}}<WRAP centeralign>//​Memory Map View (click to enlarge)//</​WRAP>​     - The **Memory Map View** can be accessed from the AD9094 **Device View**. ​ The **Memory Map View** can be used to individually write registers in the AD9094. ​ **Note: When writing individual registers it is imperative to first write the Pair Index register (0x0009) before any other write so that the correct ADC channel pair (Pair AB or Pair CD) is being addressed. ​ If writing a local register, subsequently write the ADC channel index register (0x0008) so that the desired channel within the desired pair is written (Channel A/C or Channel B/D).** {{ :​resources:​eval:​9094_ace_memorymap_view.png?​link |}}<WRAP centeralign>//​Memory Map View (click to enlarge)//</​WRAP>​
resources/eval/ad9094-1000ebz.txt · Last modified: 23 Sep 2022 09:48 by James Peevee Salenga