Wiki

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision
Previous revision
ad9213_ce [22 Aug 2022 18:49] – [Board Design and Integration Files] Doug Itoad9213_ce [15 Feb 2024 00:50] (current) – [Board Design and Integration Files] added new link for layout files Eileen Staskunas
Line 7: Line 7:
   
 ===== Configuration for External Clocks ===== ===== Configuration for External Clocks =====
-New photos and information here +The AD9213 is able to be configured for on-board clocking or external clocking.  
-  +  * To alter an on-board clocking AD9213 evaluation board to be used for external clocking, capacitors C78 and C79 need to be removed, and C6 and C18 need to be placed. The figure below displays where these capacitors are located on the board {{:ad9213_clocking_capacitors.png}} <WRAP centeralign>//Modification area//</WRAP> 
 +  * The figure below displays a zoomed in view of the clocking capacitors. Please note that the capacitors outlined in orange, C78 and C79 are for on-board clocking, and the capacitors outlined in blue, C6 and C18, are for external clocking. In addition, although these capacitors are all the same package size, note that the on-board clocking capacitors are 1nF capacitors, and the on-board clocking capacitors are 10nF capacitors. {{:ad9213_capacitor_placement.png}} <WRAP centeralign>//On-board and external clocking capacitors//</WRAP> 
 +  * Please refer to the **Board Design and Integration Files** for more information about the sizing and values of components. 
 +  * See the steps below in **Equipment Needed** to set up the two (otherwise optional) signal generators necessary for external clocking AD9213 evaluation board. 
 + 
 ===== Equipment Needed ===== ===== Equipment Needed =====
   * Signal Generators   * Signal Generators
Line 27: Line 32:
  
 ===== Board Design and Integration Files ===== ===== Board Design and Integration Files =====
-<To be added soon.> + 
-  * {{:eval:02-064617-01-d_pub_25july2022.pdf|AD9213 Board Schematics}}+  * {{:eval:02-064617-01-d_pub_25july2022.pdf|AD9213-10GEBZ-B Schematics}} 
 +  * {{:eval:20-064617-01d_layout_bom.zip|AD9213 Evaluation Board BOM and Layout Files}} 
 +  * {{:ad9213_onboard_clocking_bom.xlsx|Bill of Materials for on-board clocking AD9213}} 
 +  * {{:gerber_layout_files_for_ad9213.zip|Gerber Layout files for on-board clocking AD9213}}
  
 ===== Testing ===== ===== Testing =====
Line 47: Line 55:
   - Power on the ADS8-V1EBZ FPGA board using the switch S4. Wait several seconds after powering on the ADS8-V1EBZ, until DS17 flashes and the FPGA fan has stopped spinning.   - Power on the ADS8-V1EBZ FPGA board using the switch S4. Wait several seconds after powering on the ADS8-V1EBZ, until DS17 flashes and the FPGA fan has stopped spinning.
   - Start ACE from Start->Programs->Analog Devices->ACE.   - Start ACE from Start->Programs->Analog Devices->ACE.
-  - ACE will auto-detect the AD9213 or AD9217 board and bring up the correct ACE plugin, which will appear in the upper left portion of the GUI. If the plugin does not appear in the upper left, select Plug-in Marketplace and select AD9213-10GEBZ-B, AD9213-6GEBZ-B, AD9217-10GEBZ-B or AD9217-6GEBZ-B, and add the selected plugin.{{:ad9213_ce_onboard_ace_screen.png}}+  - ACE will auto-detect the AD9213 or AD9217 board and bring up the correct ACE plugin, which will appear in the upper left portion of the GUI. If the plugin does not appear in the upper left, select Plug-in Marketplace and select AD9213-10GEBZ-B, AD9213-6GEBZ-B, AD9217-10GEBZ-B or AD9217-6GEBZ-B, and add the selected plugin.{{:ad9213_ce_ace_screen.png}}
   - Double click on the AD9213 or AD9217 part number in the plugin icon in the upper left of the GUI.   - Double click on the AD9213 or AD9217 part number in the plugin icon in the upper left of the GUI.
-  - "Unknown” initially appears in the lower left corner. Wait until “Unknown” changes to “Good.”    {{:ad9213_ce_onboard_board_view.png}}<WRAP centeralign>//AD9213/AD9217 board view //</WRAP>+  - "Unknown” initially appears in the lower left corner. Wait until “Unknown” changes to “Good.” {{:ad9213_ce_onboard_board_view.png}}<WRAP centeralign>//AD9213/AD9217 on-board clocking board view //</WRAP> {{:ad9213_ce_external_board_view.png}}<WRAP centeralign>//AD9213/AD9217 external clocking board view //</WRAP>
   - After “State=Good” appears in the lower left, turn on the signal generators for the clock, reference clock, and signal.    - After “State=Good” appears in the lower left, turn on the signal generators for the clock, reference clock, and signal. 
-  - Open the menu “Initial Configuration”.{{:ad9213_ce__onboard_open_initial_config.png}}<WRAP centeralign>//Open the Initial Configuration menu to apply the default configuration settings.//</WRAP>  +  - Open the menu “Initial Configuration”. {{:ad9213_ce__onboard_open_initial_config.png}}<WRAP centeralign>//On-board clocking: Open the Initial Configuration menu to apply the default configuration settings.//</WRAP> {{:ad9213_ce_external_open_initial_config.png}}<WRAP centeralign>//External clocking: Open the Initial Configuration menu to apply the default configuration settings.//</WRAP>  
-  - Click the Apply button to configure AD9213 in its default configuration.  Then double-click on the chip to proceed.{{:ad9213_ce_onboard_apply_default_config.png}}<WRAP centeralign>//Apply default settings in the Initial Configuration menu before double-clicking on the chip.//</WRAP> +  - Click the Apply button to configure AD9213 in its default full bandwidth mode configuration.  Then double-click on the chip to proceed.{{:ad9213_ce_onboard_apply_default_config_fbw.png}}<WRAP centeralign>//On-board clocking: Apply default settings in the Initial Configuration menu before double-clicking on the chip.//</WRAP> 
-  - "Output Interface PLL Locked" will appear green. Confirm that "Common mode" is set to "Startup: Internal VCM Control" and then click "Proceed to Analysis{{:ad9213_ce_onboard_proceed_to_analysis.png}} +  - "Output Interface PLL Locked" will appear green. Confirm that "Common mode" is set to "Startup: Internal VCM Control" and then click "Proceed to Analysis{{:ad9213_ce_onboard_proceed_to_analysis_fbw.png}} 
-  - The Analysis page appears. Click "Run Once" to get a time domain view at the converted data.{{:AD9213_ce_onboard_analysis_page_appears.png}} +  - For DDC mode, please set the chip mode to "DDC on" and configure as necessary. Please note the ref clock frequency can change based on which modes are selected, and adjusting the frequency applied to the ADS8-V1EBZ may be necessary. After applying desired settings, click "apply", and then double click on the part.{{:ad9213_ce_onboard_apply_default_config_ddc.png}}<WRAP centeralign>//On-board clocking: Apply default settings in the Initial Configuration menu before double-clicking on the chip.//</WRAP> 
-  - The time domain analysis of converted data appears.{{:AD9213_ce_onboard_run_once_time_domain.png}} +  - "Output Interface PLL Locked" will appear green. Confirm that 'Common mode" is set to "Startup: Internal VCM Control" and then click "Proceed to Analysis{{:ad9213_ce_onboard_proceed_to_analysis_ddc.png}} 
-  - Click on the FFT icon to display the frequency domain view (FFT).{{:ad9213_ce_onboard_click_fft.png}}<WRAP centeralign>//Analysis Page with Time Domain Data//</WRAP>  +  - The analysis page appears. Click "Run Once" to get a time domain view at the converted data.{{:AD9213_ce_analysis_page_appears.png}} 
-  - Click "Run Continuously" to view repetitive FFTs.{{:ad9213_ce_onboard_run_continuously.png}}<WRAP centeralign>//FFT//</WRAP> +  - Using the full bandwidth mode setup from step 17, the time domain analysis of converted data appears.{{:AD9213_ce_run_once_time_domain_fbw.png}}<WRAP centeralign>//Full bandwidth mode time domain waveform//</WRAP>  
 +  - Click on the FFT icon to display the frequency domain view (FFT).{{:ad9213_ce_click_fft_fbw.png}}<WRAP centeralign>//Analysis Page with Time Domain Data//</WRAP>  
 +  - Click "Run Continuously" to view repetitive FFTs.{{:ad9213_ce_run_continuously_fbw.png}}<WRAP centeralign>//Full bandwidth mode FFT//</WRAP> 
 +  -  Using the DDC setup from step 19, the time domain domain analysis of converted data appears.{{:AD9213_ce_run_once_time_domain_ddc.png}}<WRAP centeralign>//DDC mode time domain waveform//</WRAP>  
 +  - Click "Run Continuously" to view repetitive FFTs.{{:ad9213_ce_run_continuously_ddc.png}}<WRAP centeralign>//DDC mode FFT//</WRAP>
  
 ===== Notes ===== ===== Notes =====
ad9213_ce.txt · Last modified: 15 Feb 2024 00:50 by Eileen Staskunas