




AHEAD OF WHAT'S POSSIBLE™

# LTspice User Guide – AD8460 Model

Tim Green  
Principal Engineer, Product Applications  
PAG (Precision Amplifiers Group)  
10/19/2023

110 V High Voltage, 1 A High Current,  
Arbitrary Waveform Generator with Integrated 14-Bit High Speed DAC



**Figure 1. Simplified Functional Block Diagram**

# Overview

- ▶ All LTspice schematics referenced in this presentation are available in the zip folder *AD8460 LTspice.zip*
- ▶ Keep all files in the same folder and run the LTspice “.asc” files out of that respective folder, if you want post-simulation plots to be prepopulated with key curves.
- ▶ Where LTspice schematics are used in this presentation, the corresponding LTspice “.asc” file is noted on the schematic figure, in a red box.
- ▶ Many of the Fault Detect Circuit Tests are run with Maximum Timestep=10ns, so when zooming in to measure 400ns type delays, some accuracy can be achieved. For most simulations, by leaving Maximum Timestep blank, will result in faster simulation times.
- ▶ The real IC uses 5000+ transistors, which yield the resultant detailed behaviors and plots, documented in the datasheet.
- ▶ The AD8460 Macromodel was designed to best model the cases listed here, while providing other case results as close to the datasheet performances as design compromises would allow for convergence, complexity, and simulation time trade-offs.
  - ▶ Cload=1nF, Ccomp=0pF
  - ▶ Cload=22nF, Ccomp=10pF
  - ▶ Cload=47nF, Ccomp = 20pF

# Model Features

AD8460 LTspice Macromodel versus Real IC		
Function	Real IC	LTspice Model
Digital Interface	SPI/Parallel Interface	Not Modeled
Clock Generator Input	SYNC pin	Not Modeled
Arbitrary Waveform Generator Mode	AWG Mode	Not Modeled
Arbitrary Pattern Generation Mode	APG Mode	Not Modeled
Thermal Monitor	TMP pin	Not Modeled. No OverTemperature Shutdown.
Thermal Monitor Comp	COMP_T pin	Not Modeled
DAC	14Bit DAC with INL, DNL	Not Modeled. Ideal DAC as Vdac Voltage scaled for 0 to Full-scale Current Out.
Temperature Effects	Drifts, Gain Errors, etc.	Not Modeled. 25C Typical Specs only.
Fault Detect Thresholds	Register Programmable	External Analog Voltage Programmable
Fault Detect Alarms	Register Read, Latched/Real Time	External Output Pins: 1=Fault, 0=No Fault, Not Latched, Real Time only
SDN_IO Function	Fault Detect Delay/Override	Fault Detect Delay/Override
SDN_RESET	Hardware Reset pin	Hardware Reset pin
Adjustable Iq	Register Programmable	Fixed at Iq=22.5mA
DAC FS Adjust	Typical Datasheet Specs	Typical Datasheet Specs
DAC Reference	Typical Datasheet Specs	Typical Datasheet Specs
Output Offset Voltage	Typical Datasheet Specs	Typical Datasheet Specs
Power Op Amp Zout Enabled/Disabled	Typical Datasheet Curves	Typical Datasheet Curves
Power Op Amp Iout versus Vout	Typical Datasheet Curves	Typical Datasheet Curves
Power Op Amp PSRR over Frequency	Typical Datasheet Curves	Typical Datasheet Curves
Power Op Amp CMRR over Frequency	Typical Datasheet Curves	Typical Datasheet Curves
Power Op Amp Vnoise	Typical Datasheet Curves	Typical Datasheet Curves
Power Op Amp Inoise	Typical Datasheet Curves	Typical Datasheet Curves
Harmonic Distortion	Typical Datasheet Curves	Not Modeled
Large Signal/Small Signal Behavior:	Typical Datasheet Curves:	Typical Datasheet Curves:
Slew Rate	CL=1nF, Ccomp=0pF	CL=1nF, Ccomp=0pF
Small Signal Bandwidth	CL=22nF, Ccomp=10pF	CL=22nF, Ccomp=10pF
Power Op Amp Overload Recovery Time	CL=47nF, Ccomp=20pF	CL=47nF, Ccomp=20pF
Power Op Amp Settling Time		
Internal Power Dissipation	Datasheet Information	Not Modeled- R&D for Future Model
Thermal Performance	Datasheet Information	Not Modeled- R&D for Future Model

# Example Circuit Checkout

# Example Circuit Checkout


## AD8460 Example Circuit

For LTspice User Guide - AD8460 Model go to:  
<https://wiki.analog.com/resources/quick-start>

.tran 3

VDAC & Trimmed Gain (Rterm=50ohms):

VDAC	Code	IOUTP	IOUTN	Gain	OUT
-1V	0	0	IoutFS	40	-40V
+1V	16383	IoutFS	0	40	+40V



External Comp Caps:  
Ccomp\_H must equal Ccomp\_L  
Must enter Ccomp value in:  
.param Ccomp= value

.param Ccomp=0p

SDN\_IO and SDN\_RESET  
Function per datasheet  
SDN\_RESET high > 1.65V, low < 1.65V


SDN\_IO  
SDN\_RESET  
OC\_SRC\_LIMIT  
OC\_SNK\_LIMIT  
OV\_POS\_LIMIT  
OV\_NEG\_LIMIT

LIMIT set by applying DC Voltage Source to LIMIT  
Any LIMIT left open will not cause an ALARM

ALARM high (1V) indicates FAULT is present  
ALARM low (0V) indicates NO FAULT is present  
ALARMS are not latched and indicate real time FAULT/NO FAULT

egAD8460.asc

# Example Circuit Checkout



**t0-t3:** No Faults created.  $V(\text{SDN\_IO}) = 0\text{V}$ .

**t0-t1:**  $V(\text{OUT}) = \text{VDAC} * 40 = -1\text{V} * 40 = -40\text{V}$   
**t1-t2:**  $V(\text{OUT}) = \text{VDAC} * 0 = 0\text{V} * 40 = 0\text{V}$   
**t2-t3:**  $V(\text{OUT}) = \text{VDAC} * 40 = +1\text{V} * 40 = +40\text{V}$

**t0-t1:**  $V(\text{VDAC}) = -1\text{V} = 0 \text{LSB}$   
**t1-t2:**  $V(\text{VDAC}) = 0\text{V} = 8191.5\text{LSB}$   
**t2-t3:**  $V(\text{VDAC}) = +1\text{V} = 16383 \text{LSB}$

# Typical Application Operation




# Typical Application

## AD8460 Typical Application Circuit


.tran 0 12u 0 0.1u

PULSE(-1 1 0.5u 5n 5n 2u 4u)



VDAC & Trimmed Gain (Rterm=50ohms):

VDAC	Code	IOUTP	IOUTN	Gain	OUT
-1V	0	0	IoutFS	40	-40V
+1V	16383	IoutFS	0	40	+40V




External Comp Caps:  
Ccomp\_H must equal Ccomp\_L  
Must enter Ccomp value in:  
.param Ccomp= value

.param Ccomp=0p

AD8460\_Typical App.asc

# Typical Application



For  $V(vdac)$  input =  $\pm 1V$ , expect  $V(out)$  to be  $\pm 40V$ .

## SPECIFICATIONS

**Table 1. Electrical Characteristics**

(HVCC = + 50 V, HVEE = - 50 V, IHVCC = + 22.5 mA, IHVEE = - 22.5 mA, VCC\_5V = + 5 V, VREF\_5V = + 5 V, VREF\_1P2V = + 1.2 V, R<sub>TERM</sub> = 50 Ω, R<sub>SET</sub> to FS\_ADJ = 2 kΩ, COMP\_L, COMP\_H = 0 pF, C<sub>LOAD</sub> = 1 nF, T<sub>C</sub> = 30°C, Unless Otherwise Noted.)

PARAMETER	SYMBOL	CONDITIONS/COMMENTS	MIN	TYP	MAX	UNITS
DYNAMIC PERFORMANCE						
Small Signal Bandwidth	f <sub>3db</sub>	V <sub>OUT</sub> = 0.1 V p-p, T <sub>J</sub> = 85°C. See <a href="#">Figure 44</a> .		4.3		MHz
Large Signal Bandwidth <sup>1</sup>		V <sub>OUT</sub> = 80 V p-p. See <a href="#">Figure 41</a> .		1		MHz
Slew Rate, 20% to 80%	SR <sub>RISE</sub>	V <sub>OUT</sub> = 80 V p-p. See <a href="#">Figure 8</a> .		2100		V/μs
	SR <sub>FALL</sub>	V <sub>OUT</sub> = 80 V p-p. See <a href="#">Figure 9</a> .		1800		V/μs

# Typical Application

Slew Rate Measure Points (20% to 80%)

$$V_{outP} = +40V$$

$$V_{outM} = -40V$$

$$V_{out\_step} = V_{outP} - V_{outM}$$

$$V_{out\_step} = +40V - (-40V) = 80V$$

$$V_{out\_mid} = (V_{outP} + V_{outM}) / 2$$

$$V_{out\_mid} = (+40V + (-40V)) / 2 = 0V$$

20% to 80% Slew Rate Measure = 60%( $V_{out\_step}$ )

$$SR_{meas} = 0.6 * 80V = 48V$$



$$SR_{measP} = V_{out\_mid} + 1/2(SR_{meas})$$

$$SR_{measP} = 0 + 1/2(48V) = +24V$$

$$SR_{measM} = V_{out\_mid} - 1/2(SR_{meas})$$

$$SR_{measM} = 0 - 1/2(48V) = -24V$$

# Typical Application



# Typical Application

Use LTspice “.step” directive to change Ccomp to compare different values to datasheet curves for Large Signal Transient Responses.


## AD8460 Typical Application Circuit - Step

`.tran 0 12u 0 0.1u`


`.step param Ccomp list 0pF 3pF 10pF`

`PULSE(-1 1 0.5u 5n 5n 2u 4u)`

VdacIN



R1  
10k



External Comp Caps:  
Ccomp\_H must equal Ccomp\_L  
Must enter Ccomp value in:  
.param Ccomp= value  
.param Ccomp=0p

VDAC & Trimmed Gain (Rterm=50ohms):

VDAC	Code	IOUTP	IOUTN	Gain	OUT
-1V	0	0	IoutFS	40	-40V
+1V	16383	IoutFS	0	40	+40V




AD8460\_Typical App Step.asc

# Easy Compare Datasheet Curves to LTspice Plots

**Step1:** Use Windows “Snipping Tool” to copy and past Datasheet Curve into PowerPoint.

**Step2:** Run LTspice and in top “Toolbar” select “Window>Tile Vertically” on one monitor screen. This will give the best image resolution for copy and paste.


**Step3:** Scale X and Y axis in LTspice Plot Window to match Datasheet Curve axes.




**Figure 8. Large Signal Pulse Response vs.  $C_{LOAD}$  and  $C_{COMP}$ , Rising Edge,  $C_{LOAD} = 1\text{ nF}$**

# Easy Compare Datasheet Curves to LTspice Plots


**Step4:** Use Windows “Snipping Tool” to copy and paste LTspice PLOT into PowerPoint. Bring the LTspice Plot to the front.



**Step5:** Now need to make the LTspice Plot “transparent” so can see and compare the Datasheet Curve behind it. Select the LTspice Plot image, right click on it and select “Format Picture”. On the “Picture Transparency” slider adjust the slider to see both the Datasheet Curve and LTspice Plot. Here 35% was used. Place the LTspice Plot image, by selecting it and holding down left mouse button and moving to align with Datasheet Curve graticules as shown here. Can use up/down and left/right arrows on keyboard for fine movements. Use the dots on left/right side and top/bottom to resize the image.




**Direct compare of Datasheet Curve to LTspice Plot**



**Figure 8. Large Signal Pulse Response vs.  $C_{LOAD}$  and  $C_{COMP}$ , Rising Edge,  $C_{LOAD} = 1\text{ nF}$**



# Typical Application




- ▶ AD8460 LTspice Plot comparison with Datasheet Curves for Large Signal Pulse Response.
- ▶ Model was designed for  $C_{comp} = \text{NONE}$ ,  $C_{load} = 1\text{nF}$ .
- ▶ Step response changes with different  $C_{comp}$ . Not an exact match, but a close trend to Real IC, given model trade-offs.

108

**Figure 8. Large Signal Pulse Response vs.  $C_{LOAD}$  and  $C_{COMP}$ ,  
Rising Edge,  $C_{LOAD} = 1\text{nF}$**

# Typical Application



- ▶ AD8460 LTspice Plot comparison with Datasheet Curves for Large Signal Pulse Response.
- ▶ Model was designed for C<sub>comp</sub> = NONE, C<sub>load</sub> = 1nF.
- ▶ Step response changes with different C<sub>comp</sub>. Not an exact match, but a close trend to Real IC, given model trade-offs.


**Figure 9. Falling Edge - Large Signal Pulse Response vs. C<sub>LOAD</sub> and C<sub>COMP</sub>, Falling Edge, C<sub>LOAD</sub> = 1 nF**

# Fault Detect Operation

# OverCurrent Source Fault Test



## AD8460 OverCurrent Source Detect Test

.tran 0 3m 0 10n




VDAC & Trimmed Gain (Rterm=50ohms):

VDAC	Code	IOUTP	IOUTN	Gain	OUT
-1V	0	0	IoutFS	40	-40V
+1V	16383	IoutFS	0	40	+40V




PULSE(0 3.3 405u 1n 1n 1u 996u)



AD8460\_OC SRC Test.asc

# OverCurrent Source Fault Test



**t0:**  $I(RL) - V(OC\_SRC\_LIMIT) = 0 \rightarrow OC\_SRC$  trip

**t0:**  $(V(VDAC)*40)/39 > V(OC\_SRC\_LIMIT) \rightarrow OC\_SRC$  trip

**t0:**  $V(SDN\_RESET)$  is set at 0V (Logic Low)

**t0:**  $V(OC\_SRC\_ALARM)$  goes high due to  $OC\_SRC$  trip and then drops back to zero when amp is disabled,  $OC\_SRC$  fault is gone

**t0:**  $V(SDN\_IO)$  goes high due to  $OC\_SRC$  trip

**t0:**  $I(RL)$  drops to zero as amp shuts off due to  $OC\_SRC$  trip

**t0:**  $V(OUT)$  drops to zero as amp shuts off due to  $OC\_SRC$  trip

**t1:**  $I(RL) - V(OC\_SRC\_LIMIT) \neq 0 \rightarrow$  No  $OC\_SRC$  Fault

**t1:**  $(V(VDAC)*40)/39 < V(OC\_SRC\_LIMIT) \rightarrow$  No  $OC\_SRC$  Fault

**t1:**  $V(SDN\_RESET)$  is pulsed from low to high (Logic high > 1.65V)

**t1:**  $V(SDN\_IO)$  is set to low and power amp is enabled

**t1:**  $V(OC\_SRC\_ALARM)$  stays at zero as no  $OC\_SRC$  Fault

**t1:**  $I(RL)$  returns to  $V(OUT)/RL$

**t1:**  $V(OUT)$  returns to  $V(VDAC)*40$

**t2:** Fault condition repeats – check over many cycles

# OverCurrent Source Fault Test


SDN\_IO with External Float:  
 0V = No Fault Detected  
 5V = Fault Detected

**Zoom-in1**

$I(RL) - V(OC\_SRC\_LIMIT)$  at 0A gives us the trip point time due to OverCurrent Source Fault at Cursor 1.


$V(OC\_SRC\_ALARM)$  goes high at Cursor 2, when  $I(RL)$  goes above  $V(OC\_SRC\_LIMIT)$  threshold, at Cursor 1, after an internal programmed delay.

Diff (Cursor2-Cursor1) delta gives us the delay from an OverCurrent Source Fault and  $V(OC\_SRC\_ALARM)$  going high **Should be 400ns**



As close to 0A as possible.


As close to 500mV as possible.



# OverCurrent Source Fault Test

Zoom-in2


SDN\_IO with External Float:  
0V = No Fault Detected  
5V = Fault Detected



V(SDN\_RESET) is pulsed high at Cursor 1

V(OUT) is enabled at Cursor 2

Diff (Cursor2-Cursor1) delta gives us the delay from V(SDN\_RESET) going high to V(OUT) enabled.  
**Should be 410ns**




As close to 1.65V as possible.

As close to just > 0V as possible.

# OverCurrent Sink Fault Test




## AD8460 OverCurrent Sink Detect Test

.tran 0 3m 0 10n



VDAC & Trimmed Gain (Rterm=50ohms):

VDAC	Code	IOUTP	IOUTN	Gain	OUT
-1V	0	0	IoutFS	40	-40V
+1V	16383	IoutFS	0	40	+40V




External Comp Caps:  
Ccomp\_H must equal Ccomp\_L  
Must enter Ccomp value in:  
.param Ccomp= value  
.param Ccomp=0p

AD8460\_OC\_SNK Test.asc



# OverCurrent Sink Fault Test



$t_0$ :  $I(RL) - V(OC\_SNK\_LIMIT) = 0 \rightarrow OC\_SNK$  trip

$t_0$ :  $(V(VDAC)*40)/39 < V(OC\_SNK\_LIMIT) \rightarrow OC\_SNK$  trip

$t_0$ :  $V(SDN\_RESET)$  is set at 0V (Logic Low)

$t_0$ :  $V(OC\_SNK\_ALARM)$  goes high due to  $OC\_SNK$  trip and then drops back to zero when amp is disabled,  $OC\_SNK$  fault is gone

$t_0$ :  $V(SDN\_IO)$  goes high due to  $OC\_SNK$  trip

$t_0$ :  $I(RL)$  drops to zero as amp shuts off due to  $OC\_SNK$  trip

$t_0$ :  $V(OUT)$  drops to zero as amp shuts off due to  $OC\_SNK$  trip

$t_1$ :  $I(RL) - V(OC\_SNK\_LIMIT) \neq 0 \rightarrow$  No  $OC\_SNK$  Fault

$t_1$ :  $(V(Vdac)*40)/39 > V(OC\_SNK\_LIMIT) \rightarrow$  No  $OC\_SNK$  Fault

$t_1$ :  $V(SDN\_RESET)$  is pulsed from low to high (Logic high  $> 1.65V$ )

$t_1$ :  $V(SDN\_IO)$  is set to low and power amp is enabled


$t_1$ :  $V(OC\_SNK\_ALARM)$  stays at zero as no  $OC\_SNK$  Fault

$t_1$ :  $I(RL)$  returns to  $V(OUT)/RL$

$t_1$ :  $V(OUT)$  returns to  $V(VDAC)*40$

$t_2$ : Fault condition repeats – check over many cycles

# OverCurrent Sink Fault Test




## Zoom-in1

$I(RL) - V(OC\_SNK\_LIMIT)$  at 0A gives us the trip point time due to OverCurrent Sink Fault at Cursor 1.

SDN\_IO with External Float:  
0V = No Fault Detected  
5V = Fault Detected

V(OC\_SNK\_ALARM) goes high at Cursor 2, when I(RL) goes below V(OC\_SNK\_LIMIT) threshold, at Cursor 1, after an internal programmed delay.

Diff (Cursor2-Cursor1) delta gives us the delay from an OverCurrent Sink Fault and V(OC\_SNK\_ALARM) going high  
**Should be 400ns**



As close to 0A as possible.


As close to 500mV as possible.

# OverCurrent Sink Fault Test

Zoom-in2



SDN\_IO with External Float:  
 0V = No Fault Detected  
 5V = Fault Detected



V(SDN\_RESET) is pulsed high at Cursor 1

V(OUT) is enabled at Cursor 2

Diff (Cursor2-Cursor1) delta gives us the delay from V(SDN\_RESET) going high to V(OUT) enabled.  
**Should be 410ns**

AD8460_TG OC SNK Test.raw	
Cursor 1	V(sdn_reset)
Horz: 900.0007µs	Vert: 2.310385V
Cursor 2	V(out)
Horz: 900.41144µs	Vert: -18.694466V
Diff (Cursor2 - Cursor1)	
Horz: 410.73512ns	Vert: -21.004851V


As close to 1.65V as possible.

As close to just < 0V as possible.

# OverVoltage Positive Fault Test




## AD8460 OverVoltage Positive Detect Test

.tran 0 3m 0 10n



**VDAC & Trimmed Gain (Rterm=50ohms):**

VDAC	Code	IOUTP	IOUTN	Gain	OUT
-1V	0	0	IoutFS	40	-40V
+1V	16383	IoutFS	0	40	+40V




External Comp Caps:  
Ccomp\_H must equal Ccomp\_L  
Must enter Ccomp value in:  
.param Ccomp= value

.param Ccomp=0p

AD8460\_OV POS Test.asc

# OverVoltage Positive Fault Test



**$t_0$ :**  $V(\text{OUT})-39 = 0 \rightarrow \text{OV\_POS trip}$

**$t_0$ :**  $(V(\text{DAC}) * 40) > V(\text{OV\_POS\_LIMIT}) \rightarrow \text{OV\_POS trip}$

**$t_0$ :**  $V(\text{SDN\_RESET})$  is set at 0V (Logic Low)

**$t_0$ :**  $V(\text{OV\_POS\_ALARM})$  goes high due to OV\_POS trip and then drops back to zero when amp is disabled, OV\_POS fault is gone

**$t_0$ :**  $V(\text{SDN\_IO})$  goes high due to OV\_POS trip

**$t_0$ :**  $I(\text{RL})$  drops to zero as amp shuts off due to OV\_POS trip

**$t_0$ :**  $V(\text{OUT})$  drops to zero as amp shuts off due to OV\_POS trip

**$t_1$ :**  $V(\text{OUT})-39 \neq 0 \rightarrow \text{No OV\_POS Fault}$

**$t_1$ :**  $(V(\text{Vdac}) * 40) < V(\text{OV\_POS\_LIMIT}) \rightarrow \text{No OV\_POS Fault}$

**$t_1$ :**  $V(\text{SDN\_RESET})$  is pulsed from low to high (Logic high > 1.65V)

**$t_1$ :**  $V(\text{SDN\_IO})$  is set to low and power amp is enabled


**$t_1$ :**  $V(\text{OV\_POS\_ALARM})$  stays at zero as no OV\_POS Fault

**$t_1$ :**  $I(\text{RL})$  returns to  $V(\text{OUT})/\text{RL}$

**$t_1$ :**  $V(\text{OUT})$  returns to  $V(\text{DAC}) * 40$

**$t_2$ :** Fault condition repeats – check over many cycles

# OverVoltage Positive Fault Test



## Zoom-in1

V(OUT)-39 = 0 at 0A gives us the trip point time due to OverVoltage Positive Fault at Cursor 1.

SDN\_IO with External Float:  
0V = No Fault Detected  
5V = Fault Detected

V(OV\_POS\_ALARM) goes high at Cursor 2, when V(OUT) goes above V(OV\_POS\_LIMIT) threshold, at Cursor 1, after an internal programmed delay.

Diff (Cursor2-Cursor1) delta gives us the delay from an OverVoltage Positive Fault and V(OV\_POS\_ALARM) going high **Should be 400ns**

AD8460_TG OV POS Test.raw	
Cursor 1	V(out)-39
Horz: 213.18072µs	Vert: 70.933331µV
Cursor 2	V(ov_pos_alarm)
Horz: 213.57883µs	Vert: 587.8512mV
Diff (Cursor2 - Cursor1)	
Horz: 398.11168ns	Vert: 587.78026mV


As close to 0V as possible.

As close to 500mV as possible.

# OverVoltage Positive Fault Test

Zoom-in2


SDN\_IO with External Float:  
0V = No Fault Detected  
5V = Fault Detected



V(SDN\_RESET) is pulsed high at Cursor 1

V(OUT) is enabled at Cursor 2

Diff (Cursor2-Cursor1) delta gives us the delay from V(SDN\_RESET) going high to V(OUT) enabled.  
**Should be 410ns**



As close to 1.65V as possible.


As close to just > 0V as possible.



# OverVoltage Negative Fault Test




## AD8460 OverVoltage Negative Detect Test

.tran 0 3m 0 10n



VDAC & Trimmed Gain (Rterm=50ohms):

VDAC	Code	IOUTP	IOUTN	Gain	OUT
-1V	0	0	IoutFS	40	-40V
+1V	16383	IoutFS	0	40	+40V




External Comp Caps:  
Ccomp\_H must equal Ccomp\_L  
Must enter Ccomp value in:  
.param Ccomp= value

.param Ccomp=0p

AD8460\_OV NEG Test.asc



# OverVoltage Negative Fault Test



$t_0$ :  $V(\text{OUT})+39 = 0 \rightarrow \text{OV\_NEG trip}$

$t_0$ :  $(V(\text{VDAC}) * 40) < V(\text{OV\_NEG\_LIMIT}) \rightarrow \text{OV\_NEG trip}$

$t_0$ :  $V(\text{SDN\_RESET})$  is set at 0V (Logic Low)

$t_0$ :  $V(\text{OV\_NEG\_ALARM})$  goes high due to OV\_NEG trip and then drops back to zero when amp is disabled, OV\_NEG fault is gone

$t_0$ :  $V(\text{SDN\_IO})$  goes high due to OV\_NEG trip

$t_0$ :  $I(\text{RL})$  drops to zero as amp shuts off due to OV\_NEG trip

$t_0$ :  $V(\text{OUT})$  drops to zero as amp shuts off due to OV\_NEG trip

$t_1$ :  $V(\text{OUT})+39 \neq 0 \rightarrow \text{No OV\_NEG Fault}$

$t_1$ :  $(V(\text{Vdac}) * 40) > V(\text{OV\_NEG\_LIMIT}) \rightarrow \text{No OV\_NEG Fault}$

$t_1$ :  $V(\text{SDN\_RESET})$  is pulsed from low to high (Logic high > 1.65V)

$t_1$ :  $V(\text{SDN\_IO})$  is set to low and power amp is enabled

$t_1$ :  $V(\text{OV\_NEG\_ALARM})$  stays at zero as no OV\_NEG Fault


$t_1$ :  $I(\text{RL})$  returns to  $V(\text{OUT})/\text{RL}$

$t_1$ :  $V(\text{OUT})$  returns to  $V(\text{VDAC}) * 40$

$t_2$ : Fault condition repeats – check over many cycles

# OverVoltage Negative Fault Test

**Zoom-in1**



V(OUT)+39 = 0 at 0A gives us the trip point time due to OverVoltage Negative Fault at Cursor 1.

SDN\_IO with External Float:  
0V = No Fault Detected  
5V = Fault Detected

V(OV\_NEG\_ALARM) goes high at Cursor 2, when V(OUT) goes below V(OV\_NEG\_LIMIT) threshold, at Cursor 1, after an internal programmed delay.

Diff (Cursor2-Cursor1) delta gives us the delay from an OverCurrent Negative Fault and V(OV\_NEG\_ALARM) going high **Should be 400ns**


AD8460_TG OV NEG Test.raw	
Cursor 1	V(out)+39
Horz: 713.43693µs	Vert: 47.150895µV
Cursor 2	V(ov_neg_alarm)
Horz: 713.84065µs	Vert: 570.72749mV
Diff (Cursor2 - Cursor1)	
Horz: 403.71661ns	Vert: 570.68034mV

As close to 0V as possible.

As close to 500mV as possible.

# OverVoltage Negative Fault Test

SDN\_IO with External Float:  
0V = No Fault Detected  
5V = Fault Detected




Zoom-in2

V(SDN\_RESET) is pulsed high at Cursor 1

V(OUT) is enabled at Cursor 2

Diff (Cursor2-Cursor1) delta gives us the delay from V(SDN\_RESET) going high to V(OUT) enabled.  
**Should be 410ns**



As close to 1.65V as possible.

As close to just < 0V as possible.


# SDN\_IO Operation

# SDN\_RESET Operation

# SDN\_IO Fault Detect Delay

## AD8460 SDN\_IO Delay Test

.tran 0 3m 0 0.1u



External Comp Caps:  
Ccomp\_H must equal Ccomp\_L  
Must enter Ccomp value in:  
.param Ccomp= value

.param Ccomp=0p

VDAC & Trimmed Gain (Rterm=50ohms):

VDAC Code	IOUTP	IOUTN	Gain	OUT
-1V 0	0	IoutFS 40	40	-40V
+1V 16383	IoutFS 0	40	40	+40V

**SDN\_IO Delay Timing:**


$$I_{sdn} = C_{sdn} * \frac{\Delta V_{sdn}}{\Delta t_{dly}}$$

$$C_{sdn} = \frac{170\mu A * t_{dly}}{2.5V}$$

$$t_{dly} = \frac{2.5V * C_{sdn}}{170\mu A}$$

$$t_{dly} = \frac{2.5V * 6nF}{170\mu A} = 88.235\mu s$$

# SDN\_IO Fault Detect Delay



**t0:**  $V(\text{OUT})+36 = 0 \rightarrow \text{OV\_NEG trip}$

**t0:**  $(V(\text{VDAC}) * 40) < V(\text{OV\_NEG\_LIMIT}) \rightarrow \text{OV\_NEG trip}$

**t0:**  $V(\text{SDN\_RESET})$  is set at 0V (Logic Low)

**t0:**  $V(\text{OV\_NEG\_ALARM})$  goes high due to OV\_NEG trip

**t0:** SDN\_IO positive current source (170uA) is turned on

**t0:**  $V(\text{SDN\_IO})$  ramps toward 2.5V threshold, due to Csdn capacitor, 6nF. Power Op Amp enabled until SDN\_IO > 2.5V.

**t1:**  $V(\text{VSDN\_IO}) > 2.5\text{V}$ , after predicted 88us ramp to 2.5V due to Csdn, 6nF. Power Op Amp is disabled due to OV\_NEG Fault.

**t1:**  $I(\text{RL})$  drops zero as amp shuts off due to OV\_NEG trip

**t1:**  $V(\text{OUT})$  drops zero as Power Op Amp shuts off due to SDN\_IO > 2.5V

**t1:**  $V(\text{OV\_NEG\_ALARM})$  low since Power Op Amp is disabled

**t2:**  $V(\text{SDN\_RESET})$  is pulsed from low to high (Logic high > 1.65V) SDN\_IO negative current source (-170uA) is enabled

**t2:**  $V(\text{SDN\_RESET})$  must remain high until SDN\_IO discharges to <2.5V to clear the OV\_NEG Fault


**t3:** SDN\_IO < 2.5V and OV\_NEG Fault Cleared

**t3:** Power Op Amp is enabled, and  $V(\text{OUT})$  returns to  $V(\text{VDAC}) * 40$  and  $I(\text{RL})$  returns to  $V(\text{out})/\text{RL}$

**t4:** SDN\_IO discharges down to 0V

**t5:** Fault condition repeats – check over many cycles

# SDN\_IO Fault Detect Delay-SDN\_IO Current Sources



Any time SDN\_IO is not driven by a low impedance source externally, it is driven internally high, by a 170uA pull-up current source, or low, by a 170uA pull-down current source. SDN\_IO is clamped internally:  $0V \leq \text{SDN\_IO} \leq 5V$ .

For this test case SDN\_IO has only capacitor, Csdn, connected externally.

**tA:** SDN\_IO starts at 0V and is then driven high internally by OV\_NEG Fault detect so 170uA pull-up current source sources out of SDN\_IO.


**tB-tC:** SDN\_IO still driven high internally but clamped at 5V so current out of SDN\_IO goes to zero.

**tC-tD:** SDN\_IO starts at 5V and is then driven low internally, due to SDN\_RESET pulsed high, so 170uA pull-down current source sinks into SDN\_IO.

**tD:** SDN\_IO < 2.5V and OV\_NEG Fault Cleared and Power Op Amp is enabled, V(OUT) returns to V(VDAC)\*40 and I(RL) returns to V(out)/RL


**tD-tE:** SDN\_IO continues to discharge down towards 0V

**tE:** SDN\_IO discharged down to 0V. SDN\_IO still driven low internally but clamped at 0V so current out of SDN\_IO goes to zero.





# SDN\_IO Fault Detect Delay



**SDN\_IO Delay Timing:**

$$I_{sdn} = C_{sdn} * \frac{\Delta V_{sdn}}{\Delta t_{dly}}$$


$$C_{sdn} = \frac{170\mu A * t_{dly}}{2.5V}$$

$$t_{dly} = \frac{2.5V * C_{sdn}}{170\mu A}$$

$$t_{dly} = \frac{2.5V * 6nF}{170\mu A} = 88.235\mu s$$

SDN\_IO with External Cap:  
 <2.5V = No Fault Detected  
 >2.5V = Fault Detected

Diff (Cursor2-Cursor1) delta gives us **the delay from V(OV\_NEG\_ALARM) going high and SDN\_IO >2.5V**  
 Ideally Should be 88.235us, Sim shows 87.165us.  
*Small leakage currents and over/under shoots will alter slightly the currents out of SDN\_IO. Internal Fault Detect Timing delays will also contribute slightly to the accuracy of this delay.*




As close to 0V to 1V step as possible.

As close to 2.5V as possible.



# SDN\_IO Fault Detect Delay



## SDN\_IO Delay Timing:

$$I_{sdn} = C_{sdn} * \frac{\Delta V_{sdn}}{\Delta t_{dly}}$$

$$C_{sdn} = \frac{170\mu A * t_{dly}}{2.5V}$$

$$t_{dly} = \frac{2.5V * C_{sdn}}{170\mu A}$$


$$t_{dly} = \frac{2.5V * 6nF}{170\mu A} = 88.235\mu s$$

SDN\_IO with External Cap:  
 <2.5V = No Fault Detected  
 >2.5V = Fault Detected

Diff (Cursor2-Cursor1) delta gives us the **delay from V(SDN\_RESET) going high and SDN\_IO <2.5V**

Ideally Should be 88.235us, Sim shows 87.292us.


*Small leakage currents and over/under shoots will alter slightly the currents out of SDN\_IO. Internal Fault Detect Timing delays will also contribute slightly to the accuracy of this delay.*




0V to 3.3V step as possible

As close to 2.5V as possible.

# SDN\_IO Fault Detect Delay



**Cursor 1:** SDN\_IO source current check.  
**Should be 170uA.**



SDN\_IO with External Cap:  
<2.5V = No Fault Detected  
>2.5V = Fault Detected


**Cursor 2:** SDN\_IO sink current check.  
**Should be -170uA.**

# SDN\_IO Externally Driven Low


## AD8460 SDN\_IO Driven Low Test

.tran 0 3m 0 0.1u

.model TGSW SW (Ron=10E-3 Roff=1E10 Von=0.9 Voff=0.1)



# SDN\_IO Externally Driven Low



## SDN\_IO Held Low

SDN\_IO forced low means Power Op Amp is always enabled, regardless of any faults.

**t1:** V(SDN\_IO) is externally high impedance and so it is internally pulled down close to GND (20mV).

**t2:** V(SDN\_IO) is externally driven to GND with a low on-resistance switch.

**t2-t3:** V(SDN\_IO) is externally held at GND with a low on-resistance switch. V(OV\_NEG\_ALARM) going high shows many OverVoltage Negative Faults but the Power Op Amp stays enabled, as seen by correct waveforms on V(OUT) and I(RL).


SDN\_IO:  
0V = No Fault Detected  
5V = Fault Detected

# SDN\_IO Externally Driven High


## AD8460 SDN\_IO Driven High Test

.tran 0 3m 0 0.1u

.model TGSW SW (Ron=10E-3 Roff=1E10 Von=0.9 Voff=0.1)



# SDN\_IO Externally Driven High



## SDN\_IO Held High

SDN\_IO forced high means Power Op Amp is always disabled, regardless of any faults.

**t1:** V(SDN\_IO) is externally high impedance and so it is internally pulled down close to GND (20mV).



**t2:** V(SDN\_IO) is externally driven to 5V with a low on-resistance switch. Power Op Amp is disabled as seen on I(RL) and V(OUT) going to zero.

**t3:** V(SDN\_RESET) is pulsed high which has no effect on enabling Power Op Amp since SDN\_IO is forced high.

SDN\_IO:  
0V = No Fault Detected  
5V = Fault Detected



# Appendix: LTspice Schematic and Plot Images

# LTspice Schematic & Plot Settings for Images in this Presentation






# LTspice Schematic & Plot Settings for Images in this Presentation




# LTspice Schematic & Plot Settings for Images in this Presentation


**For best image resolution**, Zoom-in on Desired Final Image, use Snipping Tool to copy Zoom-in image, paste as Bitmap or Device Independent Bitmap into document.



Desired Final Image



Zoom-in



Snipping Tool

Paste into Document as Bitmap or Device Independent Bitmap and re-size as desired

### SPICE Loop Gain Test

DC Equivalent Circuit

SPICE Test

AC Equivalent Circuit

$$Aol\beta = VFB$$

$$\beta = VFB$$




$$\frac{1}{\beta} = \frac{Vout}{VFB}$$

$$Aol = Vout$$

- ▶ SPICE must have a Linear DC Operating Point for Valid simulations.
- ▶ AC Analysis does a DC Operating Point first but does not display results.
- ▶ Ensure by DC Operating Point (.op) simulation first part is in Linear Operating Region.
- ▶ Break closed loop at op amp -input.
- ▶ Add in externally, Ccm- and Cdif to include for accurate analysis since LT isolates internal Ccm- and Cdif.
- ▶ Inject AC Source, Vtest, into -input.
- ▶ If break the loop and forget where to inject Vtest - inject into highest impedance node.


# LTspice Schematic & Plot Settings for Images in this Presentation

**"Plot Settings" → Turn "Grid" ON.**



# LTspice Schematic & Plot Settings for Images in this Presentation

**Do NOT "Snippet Image" with Cursor window on plot. Move Cursor window off-screen and copy just plot window with waveforms**



**Second Monitor**



**First Monitor**



# LTspice Schematic & Plot Settings for Images in this Presentation

**Click on pop-up cursor window and use "ALT+PRNT SCRN" to copy cursor pop-up window.**


**Use "CTRL+V" to paste into Word, PowerPoint.  
Re-size as desired for best clarity.**



# LTspice Schematic & Plot Settings for Images in this Presentation


**Click on pop-up cursor window and use "ALT+PRNT SCRN" to copy cursor pop-up window.**

**Use "CTRL+V" to paste into Word, PowerPoint.  
Re-size as desired for best clarity.**



TG Torture Test 1.raw

Cursor 1	
I(Viout)	
Horz: 1.2117192ms	Vert: 150.10535mA
Cursor 2	
I(Viout)	
Horz: 999.44721µs	Vert: 7.4942177mA
Diff (Cursor2 - Cursor1)	
Horz: -212.27197µs	Vert: -142.61113mA
Freq: 4.7109375KHz	Slope: 671.832



# LTspice Schematic & Plot Settings for Images in this Presentation

**Sometimes a Snippet image is better captured not on a Single Monitor Full Screen Snippet BUT rather use a Single Monitor, Window, Tile Vertically Snippet of the Plot Window.**

