

AD7490 HDL Driver

Revision history

Date	Rev	Description
10.31.2012	0.1	Document creation

Contents

1. INTRODUCTION	3
2. ARCHITECTURE.....	3

1. Introduction

This document describes the HDL driver for the AD7490 part. The driver is written in Verilog and can be integrated in designs with or without softcores.

2. Architecture

Fig. 1 presents the block diagram of the AD7490 IP.




Fig. 1 AD7490 IP

Table 2 presents a description of the IP's IO ports.

Port	Direction	Width	Description
<i>Clock and reset ports</i>			
FPGA_CLK_I	IN	1	Main clock input. Designed with 100MHz
ADC_CLK_I	IN	1	ADC clock. Designed with 20MHz
RESET_N_I	IN	1	Active low reset signal.
<i>IP control and data ports</i>			
WR_DATA_N_I	IN	1	Active low signal use to initiate a data write. The data to be written to the driver must be active on the DATA_I bus one clock cycle before this signal is set low and must be kept active until the DATA_WR_READY_O signal returns to high. If the ADC is performing a conversion while the WR_DATA_N_I signal is set low then the DATA_WR_READY_O will transition from high to low only when the conversion is complete.
DATA_I	IN	31	Input bus used for configuring the ADC. The most significant 16 bits will be used to program the SHADOW register. The least significant 16 bits are used to configure the CONTROL register
DATA_O	OUT	16	Outputs the data read from the ADC.
DATA_RD_READY_O	OUT	1	Active high signal to indicate the status of a read operation from the AD7490. The IP continuously reads the conversion results from the AD7490 and outputs them on the DATA_O bus. When this signal is high data can be read from the DATA_O bus.
DATA_WR_READY_O	OUT	1	Active high signal to indicate the status of a write operation to the IP. One clock cycle after the WR_DATA_N_I signal is set low the DATA_WR_READY_O is also set low and returns to high only after the write operation to the AD7490 is complete. During a write operation the data read operations are suspended.
<i>Ad7490 control and data ports</i>			
ADC_SDO_I	IN	16	The conversion result from the AD7490 is provided on this pin as a serial data stream.
ADC_SDI_O	OUT	1	Data to be written to the control register of the AD7490 is provided on this pin.
ADC_SCLK_O	OUT	1	This pin provides the serial clock for accessing data from the part. It is also used as the clock source for the conversion process of the AD7490.
ADC_CS_N_O	OUT	1	This pin provides the dual function of initiating conversions on the AD7490 and also frames the serial data transfer.

Table 1 IO ports

Fig. 2 presents the timing diagram for read operations.




Fig. 2. Read operations timing diagram

Fig. 3 presents the timing diagram for write operations.




Fig. 3 Write operations timing diagram